Spartan-6 Libraries Guide for HDL Designs

UG615 (v 11.4) December 2, 2009



Xilinx Trademarks and Copyright Information



Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the Documentation in any form or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior written consent of Xilinx. Xilinx expressly disclaims any liability arising out of your use of the Documentation. Xilinx reserves the right, at its sole discretion, to change the Documentation without notice at any time. Xilinx assumes no obligation to correct any errors contained in the Documentation, or to advise you of any corrections or updates. Xilinx expressly disclaims any liability in connection with technical support or assistance that may be provided to you in connection with the Information.

THE DOCUMENTATION IS DISCLOSED TO YOU "AS-IS" WITH NO WARRANTY OF ANY KIND. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, REGARDING THE DOCUMENTATION, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NONINFRINGEMENT OF THIRD-PARTY RIGHTS. IN NO EVENT WILL XILINX BE LIABLE FOR ANY CONSEQUENTIAL, INDIRECT, EXEMPLARY, SPECIAL, OR INCIDENTAL DAMAGES, INCLUDING ANY LOSS OF DATA OR LOST PROFITS, ARISING FROM YOUR USE OF THE DOCUMENTATION.

© Copyright 2002-2009 Xilinx Inc. All Rights Reserved. XILINX, the Xilinx logo, the Brand Window and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks are the property of their respective owners.



Table of Contents

Xilinx Trademarks and Copyright Information.	2
Chapter 1 About this Guide.	13
Chapter 1 About this Guide	13
Chapter 2 About Unimacros	15
BRAM_SDP_MACRO	
Introduction	
Port Description	
Configuration Table	17
Design Entry Method	
Available Attributes	
For More Information	
BRAM_SINGLE_MACRO	
Introduction	
Port Description	
Configuration Table	
Design Entry Method	
Available Attributes	∠c
For More Information	
BRAM_TDP_MACRO	
Introduction	
Port Description	34
Configuration Table	
Design Entry Method	
Available Attributes	
For More Information	
ADDMACC_MACRO	
Introduction	
Port Description	
Design Entry Method	
Available Attributes	45
For More Information	\dots 4 ϵ
ADDSUB_MACRO	47
Introduction	
Port Description	
Design Entry Method	
Available Attributes	48
For More Information	
COUNTER_LOAD_MACRO	
Introduction	
Port Description	
Design Entry Method	
Available Attributes	
For More Information	
MACC MACRO	
Introduction	
Port Description	
Design Entry Method	
Available Attributes	
For More Information	
DSP_MULT_MACRO	
Introduction	
Port Description	
Design Entry Method	
Available Attributes	
For More Information	58



Chapter 3 Functional Categories	59
Chapter 4 About Design Elements	65
AND2B1L	66
Introduction	
Logic Table	
Port Descriptions	
Design Entry Method	
For More Information	
BSCAN_SPARTAN6	67
Introduction	
Port Descriptions	
Design Entry Method	
Available Attributes	
For More Information	69
BUFG	70
Introduction	70
Port Descriptions	70
Design Entry Method	
For More Information	71
BUFGCE	
Introduction.	
Logic Table	
Design Entry Method	72
For More Information	
BUFGCE_1	
Introduction	
Logic Table	74
Design Entry Method	
For More Information	
BUFGMUX	76
Introduction	
Logic Table	76
Port Descriptions	76
Design Entry Method	. 76
Available Attributes	77
For More Information	
BUFGMUX_1	
Introduction	/8
Logic Table	78
Design Entry Method	
For More Information	
BUFGP	
Introduction	
Design Entry Method	80
For More Information	
BUFH	
Introduction.	
Port Descriptions.	
Design Entry Method	
For More Information	
BUFIO2	
Introduction	
Port Descriptions	
Design Entry Method	
Available Attributes	82
For More Information	83
BUFIO2FB	84
Introduction.	84
Port Descriptions.	
I	



Design Entry Method	
Available Attributes	
For More Information	85
BUFPLL	86
Introduction	
Port Descriptions	86
Design Entry Method	86
Available Attributes	86
For More Information	87
BUFPLL_MCB	88
Introduction	
For More Information	
CARRY4	
Introduction	
Port Descriptions	
Design Entry Method	
For More Information	90
CFGLUT5	
Introduction.	
Port Descriptions.	
Design Entry Method	
Available Attributes	
For More Information.	
DCM CLKGEN	
Introduction.	
Port Descriptions.	
Design Entry Method	95
Available Attributes	
For More Information	
DCM_SP	
Introduction	
Port Descriptions	
Design Entry Method	
Available Attributes	
For More Information	
DNA_PORT	
Introduction	
Port Descriptions	
Design Entry Method	
Available Attributes	
For More Information	
DSP48A1	
Introduction	
Port Descriptions.	
Design Entry Method	
Available Attributes	
For More Information	
FDCE	
Introduction	
Logic Table	
Design Entry Method	
Available Attributes	
For More Information	113
FDPE	
Introduction	114
Logic Table	
Design Entry Method	
Available Attributes	
For More Information	



FDRE	.115
Introduction	
Logic Table	
Design Entry Method	
Available Attributes	
For More Information	
FDSE	
Introduction	
Logic Table	
Design Entry Method	
Available Attributes	
For More Information	
Introduction	
Design Entry Method	
For More Information	
IBUF	
Introduction	
Port Descriptions.	
Design Entry Method	
Available Attributes	
For More Information	
IBUFDS	
Introduction	
Logic Table	
Port Descriptions	
Design Entry Method	
Available Attributes	
For More Information	.122
IBUFG	.123
Introduction	.123
Port Descriptions	.123
Design Entry Method	
Available Attributes	
For More Information	
IBUFGDS	
Introduction	
Logic Table	
Port Descriptions	
Design Entry Method	
Available Attributes	
For More Information	
ICAP_SPARTAN6	
Introduction	
Port Descriptions.	
Design Entry Method	
IDDR2	
Introduction.	
Logic Table	
Design Entry Method	
Available Attributes	
For More Information	
IOBUF	
Introduction	
Logic Table	
Port Descriptions.	
Design Entry Method	
Available Attributes	



For More Information	
IOBUFDS	
Introduction	
Logic Table	
Port Descriptions	
Design Entry Method	
Available Attributes	135
For More Information	
IODELAY2	
Introduction	137
Port Descriptions	137
Design Entry Method	138
Available Attributes	
For More Information	141
IODRP2	
Introduction	142
For More Information	142
IODRP2_MCB	
Introduction	143
For More Information	143
ISERDES2	144
Introduction	144
Port Descriptions	144
Design Entry Method	
Available Attributes	
For More Information	148
KEEPER	
Introduction	
Port Descriptions	
Design Entry Method	
For More Information	
LDCE	
Introduction	
Logic Table	
Design Entry Method	151
Available Attributes	151
For More Information	
LDPE	
Introduction	
Logic Table	152
Design Entry Method	
Available Attributes	
For More Information	
LUT5	
Introduction	
Logic Table	
Port Description	
Design Entry Method	
Available Attributes	
For More Information	
LUT5 D	
Introduction	
Logic Table	
Port Description	
Design Entry Method	
Available Attributes	
For More Information	
LUT5_L	
Introduction	



Logic Table	162
Port Description	163
Design Entry Method	163
Available Attributes	163
For More Information	164
LUT6	165
Introduction	165
Logic Table	165
Port Description	
Design Entry Method	
Available Attributes	
For More Information	
LUT6_2	
Introduction	
Logic Table	
Port Descriptions	
Design Entry Method	171
Available Attributes	
For More Information	
LUT6_D	
Introduction	
Logic Table	
Port Description	
Design Entry Method	
Available Attributes	
For More Information	
LUT6_L	
Introduction	
Logic Table	
Port Description	
Design Entry Method Available Attributes	100
For More Information	
MUXF7	
Introduction	
Logic Table	
Port Descriptions	
Design Entry Method	101
For More Information.	
MUXF7_D	
Introduction	
Logic Table	
Port Descriptions	
Design Entry Method	
For More Information	
MUXF7_L	
Introduction	
Logic Table	
Port Descriptions.	
Design Entry Method	
For More Information	
MUXF8	
Introduction	
Logic Table	
Port Descriptions	
Design Entry Method	
For More Information	
MUXF8_D	
Introduction	



Logic Table	
Port Descriptions	189
Design Entry Method	189
For More Information	
MUXF8_L	
Introduction	
Logic Table	
Port Descriptions	
Design Entry Method	191
For More Information	192
OBUF	
Introduction.	
Port Descriptions.	
Design Entry Method	193
Available Attributes	
For More Information	
OBUFDS	
Introduction	
Logic Table	
Port Descriptions.	
Design Entry Method	100
Available Attributes	
For More Information	
OBUFT	
Introduction	
Logic Table	
Port Descriptions	197
Design Entry Method	
Available Attributes	
For More Information	
OBUFTDS	
Introduction	
Logic Table	
Port Descriptions	199
Design Entry Method	
Available Attributes	
For More Information	
ODDR2	
Introduction	
Logic Table	20.
Design Entry Method	
Available Attributes	
For More Information	
OR2L	
Introduction	
Logic Table	
Port Descriptions.	
Design Entry Method	
For More Information	
OSERDES2	
Introduction	
Port Descriptions	
Design Entry Method	
Available Attributes	
For More Information	
PCIE_A1	
Introduction	
Design Entry Method	
For More Information	212



PLL_BASE	213
Introduction	213
Port Descriptions.	
Design Entry Method	
Available Attributes	
For More Information	
POST_CRC_INTERNAL	
Introduction	
Port Descriptions	
Design Entry Method	
For More Information	
PULLDOWN	
Introduction	
Port Descriptions.	
Design Entry Method	
For More Information	
PULLUP	
Introduction	
Port Descriptions	
Design Entry Method	
For More Information	
RAM128X1D	
Introduction	
Port Descriptions	
Design Entry Method	223
Available Attributes	
For More Information	
Introduction	
Port Descriptions.	225
Design Entry Method	
For More Information	
RAM32M	
Introduction.	
Port Descriptions.	
Design Entry Method	
Available Attributes	
For More Information	
RAM32X1S	
Introduction.	
Logic Table	
Design Entry Method	
Available Attributes	
For More Information	
RAM64M	
Introduction	
Port Descriptions	
Design Entry Method	
Available Attributes	
For More Information	236
RAM64X1D	
Introduction	237
Logic Table	
Design Entry Method	
Available Attributes	
For More Information	
RAM64X1S	240
Introduction	240



Logic Table	240
Design Entry Method	
Available Attributes	
For More Information	241
RAMB16BWER	
Introduction	242
Port Descriptions.	242
Design Entry Method	
Available Attributes	
For More Information	245
RAMB8BWER	
Introduction	246
Port Descriptions.	
Design Entry Method	
Available Attributes	248
For More Information	
SRL16E	254
Introduction	254
Logic Table	254
Port Descriptions	
Design Entry Method	
Available Attributes	
For More Information	256
SRLC32E	257
Introduction	257
Port Descriptions.	257
Design Entry Method	258
Available Attributes	258
For More Information	259
STARTUP_SPARTAN6	260
Introduction	260
Port Descriptions	260
Design Entry Method	260
For More Information	
SUSPEND_SYNC	262
Introduction	
Port Descriptions	262
Design Entry Method	
For More Information	263



About this Guide

This HDL guide is part of the ISE documentation collection. A separate version of this guide is available if you prefer to work with schematics.

This guide contains the following:

- Introduction.
- A list of design elements supported in this architecture, organized by functional categories.
- Individual descriptions of each available primitive.

Design Entry Methods

For each design element in this guide, Xilinx evaluates the four options and recommends what we believe is the best solution for you. The four options are:

- **Instantiation -** This component can be instantiated directly into the design. This method is useful if you want to control the exact placement of the individual blocks.
- Inference This component can be inferred by most supported synthesis tools. You should use this method if you want to have complete flexibility and portability of the code to multiple architectures. Inference also gives the tools the ability to optimize for performance, area, or power, as specified by the user to the synthesis tool.
- Coregen & Wizards This component can be used through Coregen or Wizards. You should use this method if you want to build large blocks of any FPGA primitive that cannot be inferred. When using this flow, you will have to re-generate your cores for each architecture that you are targeting.
- Macro Support This component has a UniMacro that can be used. These components are in the UniMacro
 library in the Xilinx tool, and are used to instantiate primitives that are complex to instantiate by just using
 the primitives. The synthesis tools will automatically expand the unimacros to their underlying primitives.



About Unimacros

This section describes the unimacros that can be used with this architecture. The uimacros are organized alphabetically.


The following information is provided for each unimacro, where applicable:

- Name of element
- Brief description
- Schematic symbol
- Logic table (if any)
- Port descriptions
- Design Entry Method
- Available attributes
- Example instantiation code
- For more information



BRAM_SDP_MACRO

Macro: Simple Dual Port RAM



Introduction

FPGA devices contain several block RAM memories that can be configured as general-purpose 36kb or 18kb RAM/ROM memories. These block RAM memories offer fast and flexible storage of large amounts of on-chip data. Both read and write operations are fully synchronous to the supplied clock(s) of the component. However, READ and WRITE ports can operate fully independently and asynchronously to each other, accessing the same memory array. Byte-enable write operations are possible, and an optional output register can be used to reduce the clock-to-out times of the RAM.

Note This element, must be configured so that read and write ports have the same width.

Port Description

Name	Direction	Width (Bits)	Function	
Output Ports				
DO	Output	See Configuration Table	Data output bus addressed by RDADDR.	
Input Ports				
DI	Input	See Configuration Table	Data input bus addressed by WRADDR.	
WRADDR, RDADDR	Input	See Configuration Table	Write/Read address input buses.	
WE	Input	See Configuration Table	Byte-Wide Write enable.	



Name	Direction	Width (Bits)	Function	
WREN, RDEN	Input	1	Write/Read enable	
SSR	Input	1	Output registers synchronous reset.	
REGCE	Input	1	Output register clock enable input (valid only when DO_REG=1)	
WRCLK, RDCLK	Input	1	Write/Read clock input.	

Configuration Table

DATA_WIDTH	BRAM_SIZE	ADDR	WE
72 - 37	36kb	9	8
36 - 19	36kb	10	4
	18kb	9	
18 - 10	36kb	11	2
	18kb	10	
9 - 5	36kb	12	1
	18kb	11	
4 - 3	36kb	13	1
	18kb	12	
2	36kb	14	1
	18kb	13	
1	36kb	15	1
	18kb	14	

Design Entry Method

This unimacro can be instantiated only. It is a parameterizable version of the primitive. Consult the Configuration Table above to correctly configure it to meet your design needs.

Instantiation	Yes
Inference	No
CORE Generator™ and wizards	No
Macro support	Recommended

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
BRAM_SIZE	String	"18kb", "36kb"	"18kb"	Configures RAM as 18kb or 36kb memory.



Attribute	Туре	Allowed Values	Default	Description
DO_REG	Integer	0, 1	0	A value of 1 enables to the output registers to the RAM enabling quicker clock-to-out from the RAM at the expense of an added clock cycle of read latency. A value of 0 allows a read in one clock cycle but will have slower clock to out timing.
INIT	Hexadecimal	Any 72-Bit Value	All zeros	Specifies the initial value on the output after configuration.
READ_WIDTH, WRITE_WIDTH	Integer	1-72	36	Specifies size of DI/DO bus. READ_WIDTH and WRITE_WIDTH must be equal.
INIT_FILE	String	0 bit string	"NONE"	Name of the file containing initial values.
SIM_COLLISION_ CHECK	String	"ALL," "WARNING_ ONLY", "GENERATE_X_ ONLY", "NONE"	"ALL"	Allows modification of the simulation behavior if a memory collision occurs. The output is affected as follows: • "ALL" - Warning produced and affected outputs/memory location go unknown (X). • "WARNING_ONLY" - Warning produced and affected
				 "GENERATE_X_ONLY" - No warning. However, affected outputs/memory go unknown (X). "NONE" - No warning and affected outputs/memory retain
				last value. Note Setting this to a value other than "ALL" can allow problems in the design go unnoticed during simulation. Care should be taken when changing the value of this attribute. Please see the Synthesis and Simulation Design Guide for more information.
SIM_MODE	String	"SAFE" or "FAST" .	"SAFE"	This is a simulation only attribute. It will direct the simulation model to run in performance-oriented mode when set to "FAST." Please see the <i>Synthesis and Simulation Design Guide</i> for more information.
SRVAL	Hexadecimal	Any 72-Bit Value	All zeroes	Specifies the output value of on the DO port upon the assertion of the synchronous reset (RST) signal.
INIT_00 to INIT_7F	Hexadecimal	Any 256-Bit Value	All zeroes	Allows specification of the initial contents of the 16kb or 32kb data memory array.
INITP_00 to INITP_0F	Hexadecimal	Any 256-Bit Value	All zeroes	Allows specification of the initial contents of the 2kb or 4kb parity data memory array.



VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.

```
library UNIMACRO;
use unimacro. Vcomponents.all;
-- BRAM_SDP_MACRO: Simple Dual Port RAM
    Virtex-5, Virtex-6, Spartan-6
-- Xilinx HDL Libraries Guide, version 11.2
BRAM_SDP_MACRO_inst : BRAM_SDP_MACRO
generic map (
BRAM_SIZE => "18Kb", -- Target BRAM, "18Kb" or "36Kb"

DEVICE => "VIRTEX5" -- Target device: "VIRTEX5", "VIRTEX6", "SPARTAN6"
    -- Valid values are 1-72 (37-72 only valid when BRAM_SIZE="36Kb")
-- Valid values are 1-72 (37-72 only valid when BRAM_SIZE="36Kb")
WRITE_WIDTH => 0,
READ_WIDTH \Rightarrow 0,
DO_REG => 0, -- Optional output register (0 or 1)
INIT_FILE => "NONE",
SIM_COLLISION_CHECK => "ALL", -- Collision check enable "ALL", "WARNING_ONLY",
       -- "GENERATE_X_ONLY" or "NONE"
SIM_MODE => "SAFE", -- Simulation: "SAFE" vs "FAST",
     -- see "Synthesis and Simulation Design Guide" for details
SRVAL => X"000000000000000000000000", -- Set/Reset value for port output
INIT => X"000000000000000000", -- Initial values on output port
-- The following INIT_xx declarations specify the initial contents of the RAM
```



```
- The next set of INIT_xx are valid when configured as 36Kb
```



```
-- The next set of INITP_xx are for the parity bits
-- The next set of INIT_xx are valid when configured as 36Kb
port map (
    -- Output read data port
DO => DO,
DI => DI,
    -- Input write data port
RDADDR => RDADDR, -- Input read address
RDCLK => RDCLK, -- Input read clock
REGCE => REGCE, -- Input read output register enable
RST => RST, -- Input reset
WE => WE.
WE => WE,
    -- Input write enable
WRADDR => WRADDR, -- Input write address
WRCLK => WRCLK, -- Input write clock
WREN => WREN
    -- Input write port enable
-- End of BRAM_SDP_MACRO_inst instantiation
```

Verilog Instantiation Template

```
// BRAM_SDP_MACRO: Simple Dual Port RAM
          Virtex-5, Virtex-6, Spartan-6
// Xilinx HDL Libraries Guide, version 11.2
BRAM SDP MACRO #(
 .BRAM_SIZE("18Kb"), // Target BRAM, "18Kb" or "36Kb"
 .DEVICE("VIRTEX5"), // Target device: "VIRTEX5", "VIRTEX6", "SPARTAN6"
 .WRITE_WIDTH(0),
            // Valid values are 1-72 (37-72 only valid when BRAM_SIZE="36Kb")
            // Valid values are 1-72 (37-72 only valid when BRAM_SIZE="36Kb")
 .READ_WIDTH(0),
            // Optional output register (0 or 1)
 .DO_REG(0),
 .INIT_FILE ("NONE"),
 .SIM_COLLISION_CHECK ("ALL"), // Collision check enable "ALL", "WARNING_ONLY",
                  // "GENERATE_X_ONLY" or "NONE"
 .SIM_MODE("SAFE"), // Simulation: "SAFE" vs. "FAST", see "Synthesis and Simulation Design Guide" for details
 .SRVAL(72'h000000000000000000), // Set/Reset value for port output .INIT(72'h0000000000000000), // Initial values on output port
```



```
// The next set of INIT xx are valid when configured as 36Kb
```



```
// The next set of INITP_xx are for the parity bits
// The next set of INITP xx are valid when configured as 36Kb
) BRAM_SDP_MACRO_inst (
.DO(DO),
 // Output read data port
.DI(DI),
 // Input write data port
.RDADDR(RDADDR), // Input read address
// Input read clock
.RDCLK(RDCLK),
```




For More Information

See the Spartan-6 FPGA User Documentation (User Guides and Data Sheets).



BRAM_SINGLE_MACRO

Macro: Single Port RAM



Introduction

FPGA devices contain several block RAM memories that can be configured as general-purpose 36kb or 18kb RAM/ROM memories. These single-port, block RAM memories offer fast and flexible storage of large amounts of on-chip data. Byte-enable write operations are possible, and an optional output register can be used to reduce the clock-to-out times of the RAM.

Port Description

Name	Direction	Width	Function
Output Ports			•
DO	Output	See Configuration Table below.	Data output bus addressed by ADDR.
Input Ports			•
DI	Input	See Configuration Table below.	Data input bus addressed by ADDR.
ADDR	Input	See Configuration Table below.	Address input bus.
WE	Input	See Configuration Table below.	Byte-Wide Write enable.
EN	Input	1	Write/Read enables.
RST	Input	1	Output registers synchronous reset.
REGCE	Input	1	Output register clock enable input (valid only when DO_REG=1)
CLK	Input	1	Clock input.



Configuration Table

WRITE_WIDTH	READ_WIDTH	BRAM_SIZE	ADDR	WE
36 - 19	36 - 19	36kb	10	4
	18-10		11	1
	9 - 5		12	1
	4 - 3		13	1
	2		14	
	1		15	
18 - 10	36 - 19	36kb	11	2
	18-10		11	
	9 - 5		12	
	4 - 3		13	
	2		14	
	1		15	
9 - 5	36-19	36kb	12	1
	18-10		12	
	9 - 5		12	
	4 - 3		13	
	2		14	
	1		15	
4 - 3	36-19	36kb	13	1
	18-10		13	
	9 - 5		13	
	4 - 3		13	
	2		14	
	1		15	
2	36-19	36kb	14	1
	18-10		14	
	9 - 5		14	
	4 - 3		14	
	2		14	
	1		15	



WRITE_WIDTH	READ_WIDTH	BRAM_SIZE	ADDR	WE
1	36 - 19	36kb	15	1
	18 - 10		15	
		_		
	9 - 5		15	
	3 - 4	_	15	
	3 - 4		15	
	2	_	15	
	1		15	
18-10	18-10	18kb	10	2
	9 - 5		11	
	4 - 3		12	
	2		13	
	1		14	
9 - 5	18-10	18kb	11	1
	9 - 5		11	
	4 - 3		12	
	2		13	
	1		14	
4 - 3	18-10	18kb	12	1
	9 - 5	_	12	
	4 - 3	_	12	
	2	_	13	
	1	1011	14	
2	18-10	18kb	13	1
	9 - 5	_	13	
	4 - 3	\dashv	13	
	2		13	
1	1	4011	14	1
1	18-10	18kb	14	1
	9 - 5	_	14	
	4 - 3	_	14	
	2	\dashv	14	
	1		14	



Design Entry Method

This unimacro can be instantiated only. It is a parameterizable version of the primitive. Consult the above Configuration Table in correctly configuring this element to meet your design needs.

Instantiation	Yes
Inference	No
CORE Generator™ and wizards	No
Macro support	Recommended

Available Attributes

Attribute	Туре	Allowed Values	Default	Description	
BRAM_SIZE	String	"18kb", "36kb"	"18kb"	Configures RAM as 18kb or 36kb memory.	
DO_REG	Integer	0, 1	0	A value of 1 enables to the output registers to the RAM enabling quicker clock-to-out from the RAM at the expense of an added clock cycle of read latency. A value of 0 allows a read in one clock cycle but will have slower clock to out timing.	
READ_WIDTH	Integer	1 - 36	1	Specifies size of output bus.	
WRITE_WIDTH	Integer	1 - 36	1	Specifies size of input bus.	
INIT_FILE	String	0 bit string	"NONE"	Name of the file containing initial values.	
WRITE_MODE	String	"READ_FIRST", "WRITE_FIRST", "NO_CHANGE"	"WRITE_FIRST"	Specifies write mode to the memory	
INIT	Hexadecimal	Any 72-Bit Value	All zeros	Specifies the initial value on the output after configuration.	
SRVAL	Hexadecimal	Any 72-Bit Value	All zeroes	Specifies the output value of on the DO port upon the assertion of the synchronous reset (RST) signal.	
SIM_MODE	String	"SAFE", "FAST"	"SAFE"	This is a simulation only attribute. It will direct the simulation model to run in performance-oriented mode when set to "FAST." Please see the <i>Synthesis and Simulation Design Guide</i> for more information.	
INIT_00 to INIT_FF	Hexadecimal	Any 256-Bit Value	All zeroes	Allows specification of the initial contents of the 16kb or 32kb data memory array.	
INITP_00 to INITP_0F	Hexadecimal	Any 256-Bit Value	All zeroes	Allows specification of the initial contents of the 2kb or 4kb parity data memory array.	

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.

```
library UNIMACRO;
use unimacro.Vcomponents.all;

-- BRAM_SINGLE_MACRO: Single Port RAM
-- Virtex-5, Virtex-6, Spartan-6
-- Xilinx HDL Libraries Guide, version 11.2

BRAM_SINGLE_MACRO_inst : BRAM_SINGLE_MACRO
generic map (
```



```
BRAM\_SIZE \Rightarrow "18Kb", -- Target BRAM, "18Kb" or "36Kb"
DEVICE => "VIRTEX5", -- Target Device: "VIRTEX5", "VIRTEX6", "SPARTAN6"
DO_REG => 0, -- Optional output register (0 or 1)
INIT_A => X"000000000", -- Initial values on output port
INIT_FILE => "NONE",
WRITE_WIDTH => 0, -- Valid values are 1-72 (37-72 only valid when BRAM_SIZE="36Kb")
READ_WIDTH => 0, -- Valid values are 1-72 (37-72 only valid when BRAM_SIZE="36Kb")
SIM_MODE => "SAFE", -- Simulation: "SAFE" vs "FAST",
  -- see "Synthesis and Simulation Design Guide" for details
SRVAL => X"000000000", -- Set/Reset value for port output
WRITE_MODE => "WRITE_FIRST", -- "WRITE_FIRST", "READ_FIRST" or "NO_CHANGE"
-- The following INIT_xx declarations specify the initial contents of the RAM
```



```
-- The next set of INIT_xx are valid when configured as 36Kb
-- The next set of INITP_xx are for the parity bits
```



```
-- The next set of INIT_xx are valid when configured as 36Kb
port map (
DO => DO,
    -- Output data
ADDR => ADDR, -- Input address
CLK => CLK,
    -- Input clock
   -- Input data port
DI => DI,
    -- Input RAM enable
EN => EN,
REGCE => REGCE, -- Input output register enable
RST => RST, -- Input reset
WE => WE
    -- Input write enable
);
-- End of BRAM_SINGLE_MACRO_inst instantiation
```

Verilog Instantiation Template

```
// BRAM_SINGLE_MACRO: Single Port RAM
      Virtex-5, Virtex-6, Spartan-6
// Xilinx HDL Libraries Guide, version 11.2
BRAM_SINGLE_MACRO #(
.BRAM_SIZE("18Kb"), // Target BRAM, "18Kb" or "36Kb"
.DEVICE("VIRTEX5"), // Target Device: "VIRTEX5", "VIRTEX6", "SPARTAN6"
.DO_REG(0), // Optional output register (0 or 1)
.INIT(36'h000000000), // Initial values on output port
.INIT_FILE ("NONE"),
.WRITE_WIDTH(0), // Valid values are 1-72 (37-72 only valid when BRAM_SIZE="36Kb")
.READ_WIDTH(0), // Valid values are 1-72 (37-72 only valid when BRAM_SIZE="36Kb")
.SIM_MODE("SAFE"), // Simulation: "SAFE" vs. "FAST", see "Synthesis and Simulation Design Guide" for details
.SRVAL(36'h000000000), // Set/Reset value for port output
.WRITE MODE("WRITE FIRST"), // "WRITE FIRST", "READ FIRST", or "NO CHANGE"
```



```
// The next set of INIT_xx are valid when configured as 36Kb
```



```
// The next set of {\tt INITP\_xx} are for the parity bits
// The next set of INIT_xx are valid when configured as 36Kb
) BRAM_SINGLE_MACRO_inst (
.DO(DO),
 // Output data
.ADDR(ADDR),
 // Input address
 // Input clock
.CLK(CLK),
 // Input data port
.DI(DI),
.EN(EN).
 // Input RAM enable
.REGCE(REGCE), // Input output register enable
 // Input reset
.RST(RST),
.WE(WE)
 // Input write enable
// End of BRAM_SINGLE_MACRO_inst instantiation
```


For More Information

See the Spartan-6 FPGA User Documentation (User Guides and Data Sheets).



BRAM_TDP_MACRO

Macro: True Dual Port RAM



Introduction

FPGA devices contain several block RAM memories that can be configured as general-purpose 36kb or 18kb RAM/ROM memories. These block RAM memories offer fast and flexible storage of large amounts of on-chip data. Both read and write operations are fully synchronous to the supplied clock(s) of the component. However, READ and WRITE ports can operate fully independently and asynchronous to each other, accessing the same memory array. Byte-enable write operations are possible, and an optional output register can be used to reduce the clock-to-out times of the RAM.

Port Description

Name	Direction	Width	Function				
Output Ports	Output Ports						
DOA	Output	See Configuration Table below.	Data output bus addressed by ADDRA.				
DOB	Output	See Configuration Table below.	Data output bus addressed by ADDRB.				
Input Ports							
DIA	Input	See Configuration Table below.	Data input bus addressed by ADDRA.				



Name	Direction	Width	Function
DIB	Input	See Configuration Table below.	Data input bus addressed by ADDRB.
ADDRA, ADDRB	Input	See Configuration Table below.	Address input buses for Port A, B.
WEA, WEB	Input	See Configuration Table below.	Write enable for Port A, B.
ENA, ENB	Input	1	Write/Read enables for Port A, B.
RSTA, RSTB	Input	1	Output registers synchronous reset for Port A, B.
REGCEA, REGCEB	Input	1	Output register clock enable input for Port A, B (valid only when DO_REG=1)
CLKA, CLKB	Input	1	Write/Read clock input for Port A, B.

Configuration Table

WRITE_WIDTH_A/B- DIA/DIB	READ_WIDTH_A/B- DOA/DOB	BRAM_SIZE	ADDRA/B	WEA/B
36 - 19	36 - 19	36Kb	10	4
	18-10		11	1
	9 - 5		12	1
	4 - 3		13	1
	2		14	1
	1		15	1
18 - 10	36 - 19	36Kb	11	2
	18-10		11	1
	9 - 5		12	1
	4 - 3		13	1
	2		14	
	1		15	
9 - 5	36-19	36Kb	12	1
	18-10		12	1
	9 - 5		12	1
	4 - 3		13	1
	2		14	1
	1		15	1
4 - 3	36-19	36Kb	13	1
	18-10		13	1
	9 - 5		13	1
	4 - 3		13	1
	2		14	1
	1		15	



WRITE_WIDTH_A/B- DIA/DIB	READ_WIDTH_A/B- DOA/DOB	BRAM_SIZE	ADDRA/B	WEA/B
2	36-19	36Kb	14	1
	18-10		14	
	9 - 5		14	
	4 - 3		14	
	2		14	
	1		15	
1	36-19	36Kb	15	1
	18-10		15	
	9 - 5		15	
	4 - 3		15	
	2		15	
	1		15	
18-10	18-10	18Kb	10	2
	9 - 5		11	
	4 - 3		12	
	2		13	
	1		14	
9 - 5	18-10	18Kb	11	1
	9 - 5		11	
	4 - 3		12	
	2		13	
	1		14	
4 - 3	18-10	18Kb	12	1
	9 - 5		12	
	4 - 3		12	
	2		13	
	1		14	
2	18-10	18Kb	13	1
	9 - 5		13	
	4 - 3		13	
	2		13	
	1		14	
1	18-10	18Kb	14	1
	9 - 5	\neg	14	
	4 - 3		14	
	2		14	
	1		14	
1	1	Cascade	16	1



Design Entry Method

This unimacro can be instantiated only. It is a parameterizable version of the primitive. Consult the Configuration Table above to correctly configure it to meet your design needs.

Instantiation	Yes
Inference	No
CORE Generator™ and wizards	No
Macro support	Recommended

Available Attributes

Attribute(s)	Туре	Allowed Values	Default	Description
BRAM_SIZE	String	"18Kb", "36Kb"	"18Kb"	Configures RAM as 18Kb or 36Kb memory.
DO_REG	Integer	0, 1	0	A value of 1 enables to the output registers to the RAM enabling quicker clock-to-out from the RAM at the expense of an added clock cycle of read latency. A value of 0 allows a read in one clock cycle but will have slower clock to out timing.
INIT	Hexa- decimal	Any 72-Bit Value	All zeros	Specifies the initial value on the output after configuration.
INIT_FILE	String	0 bit string	"NONE"	Name of file containing initial values.
READ_WIDTH, WRITE_WIDTH	Integer	1 - 72	36	Specifies size of DI/DO bus. READ_WIDTH and WRITE_WIDTH must be equal.
SIM_COLLISION_ CHECK	String	"ALL," "WARNING_ ONLY", "GENERATE_X_	"ALL"	Allows modification of the simulation behavior if a memory collision occurs. The output is affected as follows:
		ONLY", "NONE"		 "ALL" - Warning produced and affected outputs/memory location go unknown (X).
		INOINE		"WARNING_ONLY" - Warning produced and affected outputs/memory retain last value.
				"GENERATE_X_ONLY" - No warning. However, affected outputs/memory go unknown (X).
				"NONE" - No warning and affected outputs/memory retain last value.
				Note Setting this to a value other than "ALL" can allow problems in the design go unnoticed during simulation. Care should be taken when changing the value of this attribute. Please see the <i>Synthesis and Simulation Design Guide</i> for more information.
SIM_MODE	String	"SAFE", "FAST" .	"SAFE"	This is a simulation only attribute. It will direct the simulation model to run in performance-oriented mode when set to "FAST." Please see the <i>Synthesis and Simulation Design Guide</i> for more information.
SRVAL A, SRVAL_B	Hexa- decimal	Any 72-Bit Value	All zeroes	Specifies the output value of on the DO port upon the assertion of the synchronous reset (RST) signal.



Attribute(s)	Туре	Allowed Values	Default	Description
INIT_00 to INIT_FF	Hexa- decimal	Any 256-Bit Value	All zeroes	Allows specification of the initial contents of the 16Kb or 32Kb data memory array.
INITP_00 to INITP_0F	Hexa- decimal	Any 256-Bit Value	All zeroes	Allows specification of the initial contents of the 2Kb or 4Kb parity data memory array.

VHDL Instantiation Template

```
library UNIMACRO;
use unimacro. Vcomponents.all;
-- BRAM_TDP_MACRO: True Dual Port RAM
      Virtex-5, Virtex-6, Spartan-6
-- Xilinx HDL Libraries Guide, version 11.2
BRAM_TDP_MACRO_inst : BRAM_TDP_MACRO
generic map (
 BRAM_SIZE => "18Kb", -- Target BRAM, "18Kb" or "36Kb"
 DEVICE => "VIRTEX5", -- Target Device: "VIRTEX5", "VIRTEX6", "SPARTAN6"
 DOA_REG => 0, -- Optional port A output register (0 or 1)
 DOB_REG => 0, -- Optional port B output register (0 or 1)
 INIT_A => X"000000000", -- Initial values on A output port
 INIT_B => X"000000000", -- Initial values on B output port
 INIT_FILE => "NONE",
 SIM_COLLISION_CHECK => "ALL", -- Collision check enable "ALL", "WARNING_ONLY",
            -- "GENERATE_X_ONLY" or "NONE"
 SIM_MODE => "SAFE", -- Simulation: "SAFE" vs "FAST",
        -- see "Synthesis and Simulation Design Guide" for details
 SRVAL\_A \Rightarrow X"000000000", -- Set/Reset value for A port output
           -- Set/Reset value for B port output
 SRVAL B => X"00000000",
 WRITE_MODE_A => "WRITE_FIRST", -- "WRITE_FIRST", "READ_FIRST" or "NO_CHANGE"
WRITE_MODE_B => "WRITE_FIRST", -- "WRITE_FIRST", "READ_FIRST" or "NO_CHANGE"
WRITE_WIDTH_A => 0, -- Valid values are 1, 2, 4, 9, 18 or 36 (36 only valid when BRAM_SIZE="36Kb")
 WRITE_WIDTH_B => 0, -- Valid values are 1, 2, 4, 9, 18 or 36 (36 only valid when BRAM_SIZE="36Kb")
 -- The following INIT_xx declarations specify the initial contents of the RAM
```



```
-- The next set of INIT_xx are valid when configured as 36Kb
```



```
-- The next set of INITP_xx are for the parity bits
-- The next set of INIT_xx are valid when configured as 36Kb
port map (
DOA => DOA,
   -- Output port-A data
DOB => DOB,
   -- Output port-B data
ADDRA => ADDRA,
   -- Input port-A address
ADDRB => ADDRB,
   -- Input port-B address
CLKA => CLKA,
   -- Input port-A clock
CLKB => CLKB,
   -- Input port-B clock
DIA => DIA,
   -- Input port-A data
DIB => DIB,
   -- Input port-B data
  -- Input port-A enable
-- Input port-B enable
ENA => ENA,
ENB => ENB,
REGCEA => REGCEA, -- Input port-A output register enable
REGCEB => REGCEB, -- Input port-B output register enable
   -- Input port-A reset
RSTA => RSTA,
RSTB => RSTB,
   -- Input port-B reset
WEA => WEA,
   -- Input port-A write enable
WEB => WEB
   -- Input port-B write enable
);
-- End of BRAM_TDP_MACRO_inst instantiation
```

Verilog Instantiation Template

```
// BRAM_TDP_MACRO: True Dual Port RAM
// Virtex-5, Virtex-6, Spartan-6
```



```
// Xilinx HDL Libraries Guide, version 11.2
BRAM_TDP_MACRO #(
.BRAM_SIZE("18Kb"), // Target BRAM: "18Kb" or "36Kb"
.DEVICE("VIRTEX5"), // Target device: "VIRTEX5", "VIRTEX6", "SPARTAN6"
.DOA_REG(0),
     // Optional port A output register (0 or 1)
.DOB_REG(0),
     // Optional port B output register (0 or 1)
.INIT_A(36'h0000000), // Initial values on port A output port
.INIT_B(36'h00000000), // Initial values on port B output port
.INIT_FILE ("NONE"),
.READ_WIDTH_A (0),
     // Valid values are 1-36 (19-36 only valid when BRAM_SIZE="36Kb")
     // Valid values are 1-36 (19-36 only valid when BRAM_SIZE="36Kb")
.READ_WIDTH_B (0),
.SIM_COLLISION_CHECK ("ALL"), // Collision check enable "ALL", "WARNING_ONLY",
       // "GENERATE_X_ONLY" or "NONE"
.SIM_MODE("SAFE"), // Simulation: "SAFE" vs. "FAST", see "Synthesis and Simulation Design Guide" for details
.SRVAL_A(36'h00000000), // Set/Reset value for port A output
.SRVAL_B(36'h00000000), // Set/Reset value for port B output
.WRITE_MODE_A("WRITE_FIRST"), // "WRITE_FIRST", "READ_FIRST", or "NO_CHANGE"
.WRITE_MODE_B("WRITE_FIRST"), // "WRITE_FIRST", "READ_FIRST", or "NO_CHANGE"
.WRITE_WIDTH_A(0), // Valid values are 1-36 (19-36 only valid when BRAM_SIZE="36Kb")
.WRITE_WIDTH_B(0), // Valid values are 1-36 (19-36 only valid when BRAM_SIZE="36Kb")
```



```
// The next set of INIT_xx are valid when configured as 36Kb
```



```
// The next set of INITP_xx are for the parity bits
// The next set of INITP_xx are valid when configured as 36Kb
) BRAM_TDP_MACRO_inst (
     // Output port-A data
.DOA(DOA),
.DOB(DOB),
     // Output port-B data
 .ADDRA(ADDRA),
     // Input port-A address
     // Input port-B address
 .ADDRB(ADDRB),
     // Input port-A clock
.CLKA(CLKA),
     // Input port-B clock
 .CLKB(CLKB),
     // Input port-A data
.DIA(DIA),
.DIB(DIB),
     // Input port-B data
     // Input port-A enable
 .ENA(ENA),
 .ENB(ENB),
     // Input port-B enable
.REGCEA(REGCEA), // Input port-A output register enable
 .REGCEB(REGCEB), // Input port-B output register enable
     // Input port-A reset
// Input port-B reset
 .RSTA(RSTA),
.RSTB(RSTB),
 .WEA(WEA),
     // Input port-A write enable
 .WEB(WEB)
      // Input port-B write enable
// End of BRAM_TDP_MACRO_inst instantiation
```


For More Information

See the Spartan-6 FPGA User Documentation (User Guides and Data Sheets).



ADDMACC_MACRO

Macro: Adder/Multiplier/Accumulator



Introduction

The ADDMACC _MACRO simplifies the instantiation of the DSP48 block when used as a pre-add, multiply accumulate function. It features parameterizable input and output widths and latency that ease the integration of DSP48 block into HDL.

Port Description

Name	Direction	Width	Function
Output Ports	•		
PRODUCT	Output	Variable width, equals the value of the WIDTH_A attibute plus the value of the WIDTH_B attribute.	Primary data output.
Input Ports		•	
PREADD1	Input	Variable, see WIDTH_PREADD attribute.	Preadder data input.
PREADD2	Input	Variable, see WIDTH_PREADD attribute.	Preadder data input
MULTIPLIER	Input	Variable, see WIDTH_MULTIPLIER attribute.	Multiplier data input
CARRYIN	Input	1	Carry input
CLK	Input	1	Clock
CE	Inupt	1	Clock enable
LOAD	Input	1	Load
LOAD_DATA	Input	Variable, see WIDTH_PRODUCT attribute.	In a DSP slice, when LOAD is asserted, loads P with A*B+LOAD_DATA.
RST	Input	1	Synchronous Reset



Design Entry Method

This unimacro can be instantiated only. It is a parameterizable version of the primitive.

Instantiation	Yes
Inference	No
CORE Generator™ and wizards	No
Macro support	Recommended

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
WIDTH_PREADD	Integer	1 to 24	24	Controls the width of PREADD1 and PREADD2 inputs.
WIDTH_MULTIPLIER	Integer	1 to 18	18	Controls the width of MULTIPLIER input.
WIDTH_PRODUCT	Integer	1 to 48	48	Controls the width of MULTIPLIER output.
LATENCY	Integer	0, 1, 2, 3, 4	3	Number of pipeline registers 1 - MREG == 1 2 - AREG == BREG == 1 and MREG == 1 or MREG == 1 and PREG == 1 3 - AREG == BREG == 1 and MREG == 1 and PREG == 1 4 - AREG == BREG == 2 and MREG == 1 and PREG == 1
DEVICE	String	"VIRTEX6", "SPARTAN6"	"VIRTEX6"	Target hardware architecture.

VHDL Instantiation Template

```
library UNIMACRO;
use unimacro. Vcomponents.all;
-- ADDMACC_MACRO: Add and Multiple Accumulate Function implemented in a DSP48E
                    Virtex-6, Spartan-6
-- Xilinx HDL Libraries Guide, version 11.2
ADDMACC_MACRO_inst : ADDMACC_MACRO
generic map (
   DEVICE => "VIRTEX6", -- Target Device: "VIRTEX6", "SPARTAN6"
   LATENCY => 3, -- Desired clock cycle latency, 1-4 WIDTH_PREADD => 18, -- Pre-Adder input bus width, 1-25
   WIDTH_MULTIPLIER => 18, -- Multiplier input bus width, 1-18
                               -- Product output bus width, 1-48
   WIDTH_PRODUCT => 48)
port map (
                              -- ADDMACC ouput bus, width determined by WIDTH_PRODUCT generic
   PRODUCT => PRODUCT,
   MULTIPLIER => MULTIPLIER, -- MULTIPLIER input bus, width determined by WIDTH_MULTIPLIER generic
   PREADDER1 => PREADDER1, -- 1st Pre-Adder input bus, width determined by WIDTH_PREADDER generic PREADDER2 => PREADDER2, -- 2nd Pre-Adder input bus, width determined by WIDTH_PREADDER generic
   CARRYIN => CARRYIN, -- 1-bit carry-in input to accumulator
   CE => CE, -- 1-bit active high input clock enable CLK => CLK, -- 1-bit positive edge clock input
   LOAD => LOAD, -- 1-bit active high input load accumulator enable
   LOAD_DATA => LOAD_DATA, -- Load accumulator input data,
```



```
-- width determined by WIDTH_PRODUCT generic RST => RST -- 1-bit input active high reset );
-- End of ADDMACC_MACRO_inst instantiation
```

Verilog Instantiation Template

```
// ADDMACC_MACRO: Variable width & latency - Pre-Add -> Multiplier -> Accumulate
                   function implemented in a DSP48E
//
                   Virtex-5, Virtex-6, Spartan-6
// Xilinx HDL Libraries Guide, version 11.2
ADDMACC_MACRO #(
   .DEVICE("VIRTEX5"),
                            // Target Device: "VIRTEX6", "SPARTAN6"
   .LATENCY(2).
                            // Desired clock cycle latency, 0-2
                            // Pre-adder inputwidth, 1-25
   .WIDTH_PREADD(25),
   .WIDTH_MULTIPLIER(18), // Multiplier input width, 1-18
                            // MACC output width, 1-48
   .WIDTH_PRODUCT(48)
) ADDMACC_MACRO_inst (
   .PRODUCT(PRODUCT),
                         // MACC result output, width defined by WIDTH_PRODUCT parameter
   .CARRYIN(CARRYIN), // 1-bit carry-in input
                          // 1-bit clock input
   .CLK(CLK),
   .CE(CE),
                          // 1-bit clock enable input
   .LOAD(LOAD),
                          // 1-bit accumulator load input
   . LOAD\_DATA(LOAD\_DATA)\,, \qquad // \ Accumulator \ load \ data \ input, \ width \ defined \ by \ WIDTH\_PRODUCT \ parameter
   .MULTIPLIER(MULTIPLIER), // Multiplier data input, width defined by WIDTH_MULTIPLIER parameter
   .PREADD2(PREADD2), // Preadder data input, width defined by WIDTH_PREADD parameter .PREADD1(PREADD1), // Preadder data input, width defined by WIDTH_PREADD parameter
   .RST(RST)
                          // 1-bit active high synchrnous reset
);
// End of ADDMACC_MACRO_inst instantiation
```


For More Information

See the Spartan-6 FPGA User Documentation (User Guides and Data Sheets).



ADDSUB_MACRO

Macro: Adder/Subtractor



Introduction

The ADDSUB _MACRO simplifies the instantiation of the DSP48 block when used as a simple adder/subtractor. It features parameterizable input and output widths and latency that ease the integration of the DSP48 block into HDL.

Port Description

Name	Direction	Width (Bits)	Function
Output Ports			
CARRYOUT	Output	1	Carry Out
RESULT	Output	Variable, see WIDTH attrribute.	Data output bus addressed by RDADDR.
Input Ports			
ADDSUB	Input	1	When high, RESULT is an addition. When low, RESULT is a subtraction.
A	Input	Variable, see WIDTH attribute.	Data input to add/sub.
В	Input	Variable, see WIDTH_B attribute.	Data input to add/sub
CE	Input	1	Clock Enable
CARRYIN	Input	1	Carry In
CLK	Input	1	Clock
RST	Input	1	Synchronous Reset

Design Entry Method

This unimacro can be instantiated only. It is a parameterizable version of the primitive.



Instantiation	Yes
Inference	No
CORE Generator™ and wizards	No
Macro support	Recommended

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
DEVICE	String	"VIRTEX6", "SPARTAN6"	"VIRTEX6"	Target hardware architecture.
LATENCY	Integer	0, 1, 2	2	Number of pipeline registers. 1 - PREG == 1 2 - AREG == BREG == CREG == PREG
WIDTH	Integer	1-48	48	A, B, and RESULT port width; internal customers can override B and RESULT port widths using other parameters
WIDTH_B	Integer	1-48	48	Port B width override.
WIDTH_RESULT	Integer	1-48	48	Result port width override.

VHDL Instantiation Template

```
library UNIMACRO;
use unimacro. Vcomponents.all;
-- ADDSUB_MACRO: Variable width & latency - Adder / Subtrator implemented in a DSP48E
                   Virtex-5, Virtex-6, Spartan-6
-- Xilinx HDL Libraries Guide, version 11.2
ADDSUB_MACRO_inst : ADDSUB_MACRO
generic map (
   DEVICE => "VIRTEX5", -- Target Device: "VIRTEX5", "VIRTEX6", "SPARTAN6"
   LATENCY => 2, -- Desired clock cycle latency, 0-2 WIDTH => 48) -- Input / Output bus width, 1-48
port map (
   CARRYOUT => CARRYOUT, -- 1-bit carry-out output signal
   RESULT => RESULT, -- Add/sub result output, width defined by WIDTH generic A => A, -- Input A bus, width defined by WIDTH generic
   ADD_SUB => ADD_SUB, -- 1-bit add/sub input, high selects add, low selects subtract B => B, -- Input B bus, width defined by WIDTH generic
   CARRYIN => CARRYIN, -- 1-bit carry-in input
                            -- 1-bit clock enable input
   CE => CE,
                           -- 1-bit clock input
   CLK =>CLK,
                    -- 1-bit active high synchronous reset
   RST => RST
-- End of ADDSUB_MACRO_inst instantiation
```



Verilog Instantiation Template


```
// ADDSUB_MACRO: Variable width & latency - Adder / Subtrator implemented in a DSP48E
                 Virtex-5, Virtex-6, Spartan-6
// Xilinx HDL Libraries Guide, version 11.2
ADDSUB_MACRO #(
   .DEVICE("VIRTEX5"), // Target Device: "VIRTEX5", "VIRTEX6", "SPARTAN6"
                   // Desired clock cycle latency, 0-2
   .LATENCY(2),
   .WIDTH(48)
                      // Input / output bus width, 1-48
) ADDSUB_MACRO_inst (
   .CARRYOUT(CARRYOUT), // 1-bit carry-out output signal
   .RESULT(RESULT), // Add/sub result output, width defined by WIDTH parameter
                       // Input A bus, width defined by WIDTH parameter
   .A(A),
   .ADD_SUB(ADD_SUB), // 1-bit add/sub input, high selects add, low selects subtract
   .B(B),
                       // Input B bus, width defined by WIDTH parameter
   .CARRYIN(CARRYIN), // 1-bit carry-in input
                       // 1-bit clock enable input
// 1-bit clock input
   .CE(CE),
   .CLK(CLK),
   .RST(RST)
                       // 1-bit active high synchrnous reset
);
// End of ADDSUB_MACRO_inst instantiation
```

For More Information

See the Spartan-6 FPGA User Documentation (User Guides and Data Sheets).



COUNTER_LOAD_MACRO



Introduction

The COUNTER_LOAD_MACRO simplifies the instantiation of the DSP48 block when used as dynamic loading up/down counter. It features parameterizable output width and count by values that ease the integration of the DSP48 block into HDL.

Port Description

Name	Direction	Width	Function
Output Ports	•	•	
Q	Output	Variable, see WIDTH_DATA attribute.	Counter output.
Input Ports			•
DATA	Input	Variable, see WIDTH_DATA attribute.	Data input (two-clock latency for variable data).
CE	Input	1	Clock Enable.
CLK	Input	1	Clock.
LOAD	Input	Variable, see WIDTH_DATA attribute.	When asserted, loads the counter from LOAD_DATA (two-clock latency).
LOAD_DATA	Input	Variable, see WIDTH_DATA attribute.	In a DSP slice, asserting the LOAD pin will force this data into the P register with a latency of 2 clocks.
DIRECTION	Input	1	High for Up and Low for Down (two-clock latency)
RST	Input	1	Synchronous Reset

Design Entry Method

This unimacro can be instantiated only. It is a parameterizable version of the primitive.



Instantiation	Yes
Inference	No
CORE Generator™ and wizards	No
Macro support	Recommended

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
DEVICE	String	"VIRTEX6", "SPARTAN6"	"VIRTEX6"	Target hardware architecture.
COUNT_BY	Hexa- decimal	Any 48 bit value.	000000000001	Count by <i>n</i> ; takes precedence over WIDTH_DATA.
WIDTH_DATA	Integer	1-48	48	Specifies counter width.

VHDL Instantiation Template

```
library UNIMACRO;
use unimacro. Vcomponents.all;
-- COUNTER_LOAD_MACRO: Loadable variable counter implemented in a DSP48E
                        Virtex-5, Virtex-6, Spartan-6
-- Xilinx HDL Libraries Guide, version 11.2
COUNTER_LOAD_MACRO_inst : COUNTER_LOAD_MACRO
   COUNT_BY => X"00000000001", -- Count by value
   DEVICE => "VIRTEX5", -- Target Device: "VIRTEX5", "VIRTEX6", "SPARTAN6"
WIDTH_DATA => 48) -- Counter output bus width, 1-48
port map (
                  -- Counter ouput, width determined by WIDTH_DATA generic
-- 1-bit clock input
-- 1-bit clock enable input
   Q => Q,
   CLK => CLK,
   CE => CE,
   DIRECTION => DIRECTION, -- 1-bit up/down count direction input, high is count up
                             -- 1-bit active high load input
   LOAD => LOAD,
   LOAD_DATA => LOAD_DATA, -- Counter load data, width determined by WIDTH_DATA generic
   RST => RST
                            -- 1-bit active high synchronous reset
-- End of COUNTER_LOAD_MACRO_inst instantiation
```



Verilog Instantiation Template

```
// COUNTER_LOAD_MACRO: Loadable variable counter implemented in a DSP48E
                      Virtex-5, Virtex-6, Spartan-6
// Xilinx HDL Libraries Guide, version 11.2
COUNTER_LOAD_MACRO #(
   .COUNT_BY(48'h000000000001), // Count by value
   .DEVICE("VIRTEX5"), // Target Device: "VIRTEX5", "VIRTEX6", "SPARTAN6"
                      // Counter output bus width, 1-48
) COUNTER_LOAD_MACRO_inst (
                         // Counter output, width determined by WIDTH_DATA parameter
   .Q(Q),
   .CLK(CLK),
                         // 1-bit clock input
                         // 1-bit clock enable input
  .CE(CE),
   .DIRECTION(DIRECTION), // 1-bit up/down count direction input, high is count up
   .LOAD(LOAD),
                         // 1-bit active high load input
  .LOAD_DATA(LOAD_DATA), // Counter load data, width determined by WIDTH_DATA parameter
   .RST(RST)
                         // 1-bit active high synchrnous reset
);
// End of COUNTER_LOAD_MACRO_inst instantiation
```


For More Information

See the Spartan-6 FPGA User Documentation (User Guides and Data Sheets).



MACC_MACRO

Macro: Multiplier/Accumulator



Introduction

The MACC_MACRO simplifies the instantiation of the DSP48 block when used in simple signed multiplier/accumulator mode. It features parameterizable input and output widths and latencies that ease the integration of the DSP48 block into HDL.

Port Description

Name	Direction	Width	Function
Output Ports			
P	Output	Variable width, equals the value of the WIDTH_A attibute plus the value of the WIDTH_B attribute.	Primary data output.
Input Ports			
A	Input	Variable, see WIDTH_A attribute.	Multiplier data input.
В	Input	Variable, see WIDTH_B attribute.	Multiplier data input.
CARRYIN	Input	1	Carry input.
CE	Input	1	Clock enable.
CLK	Input	1	Clock.
LOAD	Inupt	1	Load.
LOAD_DATA	Input	Variable width, equals the value of the WIDTH_A attibute plus the value of the WIDTH_B attribute.	In a DSP slice, when LOAD is asserted, loads P with A*B+LOAD_DATA.



Name	Direction	Width	Function
RST	Input	1	Synchronous Reset.
ADDSUB	Input	1	High sets accumulator in addition mode; low sets accumulator in subtraction mode.

Design Entry Method

This unimacro can be instantiated only. It is a parameterizable version of the primitive.

Instantiation	Yes
Inference	No
CORE Generator™ and wizards	No
Macro support	Recommended

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
WIDTH_A	Integer	1 to 25	25	Controls the width of A input.
WIDTH_B	Integer	1 to 18	18	Controls the width of B input
LATENCY	Integer	0, 1, 2, 3, 4	3	Number of pipeline registers
				• 1 - MREG == 1
				• 2 - AREG == BREG == 1 and MREG == 1 or MREG == 1 and PREG == 1
				• 3 - AREG == BREG == 1 and MREG == 1 and PREG == 1
				• 4 - AREG == BREG == 2 and MREG == 1 and PREG == 1
DEVICE	String	"VIRTEX6", "SPARTAN6"	"VIRTEX6"	Target hardware architecture.

VHDL Instantiation Template

```
library UNIMACRO;
use unimacro. Vcomponents.all;
-- MACC_MACRO: Multiple Accumulate Function implemented in a DSP48E
                  Virtex-5, Virtex-6, Spartan-6
-- Xilinx HDL Libraries Guide, version 11.2
MACC_MACRO_inst : MACC_MACRO
generic map (
   DEVICE => "VIRTEX5", -- Target Device: "VIRTEX5", "VIRTEX6", "SPARTAN6"
   LATENCY => 3, -- Desired clock cycle latency, 1-4
WIDTH_A => 25, -- Multiplier A-input bus width, 1-25
WIDTH_B => 18, -- Multiplier B-input bus width, 1-18
WIDTH_P => 48) -- Accumulator output bus width, 1-48
port map (
   P => P, -- MACC ouput bus, width determined by WIDTH_P generic A => A, -- MACC input A bus, width determined by WIDTH_A generic
   ADDSUB => ADDSUB, -- 1-bit add/sub input, high selects add, low selects subtract
                          -- MACC input B bus, width determined by WIDTH_B generic
   CARRYIN => CARRYIN, -- 1-bit carry-in input to accumulator
   CE => CE, -- 1-bit active high input clock enable
   CLK => CLK, -- 1-bit positive edge clock input
```



Verilog Instantiation Template

```
// MACC_MACRO: Multiply Accumulate Function implemented in a DSP48E
              Virtex-5, Virtex-6, Spartan-6
// Xilinx HDL Libraries Guide, version 11.2
MACC_MACRO #(
   .DEVICE("VIRTEX5"), // Target Device: "VIRTEX5", "VIRTEX6", "SPARTAN6"
                   // Desired clock cycle latency, 1-4
   .LATENCY(3),
   .WIDTH_A(25),
                      // Multiplier A-input bus width, 1-25
                      // Multiplier B-input bus width, 1-18
   .WIDTH_B(18),
                      // Accumulator output bus width, 1-48
   .WIDTH_P(48)
) MACC_MACRO (
             // MACC output bus, width determined by WIDTH_P parameter
   .P(P),
              // MACC input A bus, width determined by WIDTH_A parameter
   .A(A),
   .ADDSUB(ADDSUB), // 1-bit add/sub input, high selects add, low selects subtract
            // MACC input B bus, width determined by WIDTH_B parameter
   .CARRYIN(CARRYIN), // 1-bit carry-in input to accumulator
             // 1-bit active high input clock enable
   .CE(CE),
               // 1-bit positive edge clock input
   .CLK(CLK)
   .LOAD(LOAD), // 1-bit active high input load accumulator enable
   .LOAD_DATA(LOAD_DATA), // Load accumulator input data, width determined by WIDTH_P parameter
   .RST(RST)
              // 1-bit input active high reset
);
// End of MACC_MACRO_inst instantiation
```


For More Information

See the Spartan-6 FPGA User Documentation (User Guides and Data Sheets).



DSP_MULT_MACRO

Macro: Multiplier



Introduction

The MULT_MACRO simplifies the instantiation of the DSP48 block when used as a simple signed multiplier. It features parameterizable input and output widths and latencies that ease the integration of the DSP48 block into HDL.

Port Description

Name	Direction	Width	Function
Output Ports	•		
Р	Output	Variable width, equals the value of the WIDTH_A attibute plus the value of the WIDTH_B attribute.	Primary data output.
Input Ports			
A	Input	Variable, see WIDTH_A attribute.	Multiplier data input.
В	Input	Variable, see WIDTH_B attribute.	Multiplier data input.
CE	Input	1	Clock Enable.
CLK	Input	1	Clock.
RST	Input	1	Synchronous Reset.

Design Entry Method

This unimacro can be instantiated only. It is a parameterizable version of the primitive.

Instantiation	Yes
Inference	No
CORE Generator™ and wizards	No
Macro support	Recommended



Available Attributes

Attribute	Туре	Allowed Values	Default	Description
WIDTH_A	Integer	1 to 25	25	Controls the width of A input.
WIDTH_B	Integer	1 to 18	18	Controls the width of B input.
LATENCY	Integer	0, 1, 2, 3, 4	3	Number of pipeline registers
				• 1 - MREG == 1
				• 2 - AREG == BREG == 1 and MREG == 1 or MREG == 1 and PREG == 1
				• 3 - AREG == BREG == 1 and MREG == 1 and PREG == 1
				• 4 - AREG == BREG == 2 and MREG == 1 and PREG == 1
DEVICE	String	"VIRTEX6", "SPARTAN6"	"VIRTEX6"	Target hardware architecture.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.

```
library UNIMACRO;
use unimacro. Vcomponents.all;
-- MULT_MACRO: Multiply Function implemented in a DSP48E
                    Virtex-5, Virtex-6, Spartan-6
-- Xilinx HDL Libraries Guide, version 11.2
MULT_MACRO_inst : MULT_MACRO
generic map (
   DEVICE => "VIRTEX5", -- Target Device: "VIRTEX5", "VIRTEX6", "SPARTAN6"

LATENCY => 3, -- Desired clock cycle latency, 0-4

WIDTH_A => 18, -- Multiplier A-input bus width, 1-25
   WIDTH_B => 18)
                                  -- Multiplier B-input bus width, 1-18
port map (
   P => P,
                   -- Multiplier ouput bus, width determined by WIDTH_P generic
   A => A, -- Multiplier input A bus, width determined by WIDTH_A generic B => B, -- Multiplier input B bus, width determined by WIDTH_B generic CE => CE, -- 1-bit active high input clock enable
    CLK => CLK, -- 1-bit positive edge clock input
   RST => RST -- 1-bit input active high reset
-- End of MULT_MACRO_inst instantiation
```

Verilog Instantiation Template

```
// MULT_MACRO: Multiply Function implemented in a DSP48E
               Virtex-5, Virtex-6, Spartan-6
// Xilinx HDL Libraries Guide, version 11.2
MULT_MACRO #(
   .DEVICE("VIRTEX5"), // Target Device: ""VIRTEX5", "VIRTEX6", "SPARTAN6"
   .LATENCY(3), // Desired clock cycle latency, 0-4
   .WIDTH_A(18),
                       // Multiplier A-input bus width, 1-25
                       // Multiplier B-input bus width, 1-18
   .WIDTH_B(18),
) MULT_MACRO (
   .P(P),
             // Multiplier output bus, width determined by WIDTH_P parameter
              // Multiplier input A bus, width determined by WIDTH_A parameter
   .A(A),
             // Multiplier input B bus, width determined by WIDTH_B parameter
   .B(B),
   .CE(CE),
            // 1-bit active high input clock enable
   .CLK(CLK), // 1-bit positive edge clock input .RST(RST) // 1-bit input active high reset
```



// End of MULT_MACRO_inst instantiation

For More Information

See the Spartan-6 FPGA User Documentation (User Guides and Data Sheets).



Functional Categories

This section categorizes, by function, the circuit design elements described in detail later in this guide. The elements (*primitives* and *macros*) are listed in alphanumeric order under each functional category.

Advanced Convenience Primitives RAM/ROM

Arithmetic Functions Gigabit I/O Registers/Latches

Clock Components I/O Components Shift Register LUT

Config/BSCAN Components Logic Slice/CLB Primitives

Advanced

Design Element	Description
PCIE_A1	Primitive: PCI Express

Arithmetic Functions

Design Element	Description
DSP48A1	Primitive: Multi-Functional, Cascadable, 48-bit Output, Arithmetic Block



Clock Components

Design Element	Description
BUFG	Convenience Primitive: Global Clock Buffer
BUFGCE	Convenience Primitive: Global Clock Buffer with Clock Enable
BUFGMUX	Primitive: Global Clock MUX Buffer
BUFGMUX_1	Primitive: Global Clock MUX Buffer with Output State 1
BUFH	Primitive: Clock buffer for a single clocking region
BUFIO2	Primitive: Dual Clock Buffer and Strobe Pulse
BUFIO2FB	Primitive: Feedback Clock Buffer.
BUFPLL	Primitive: PLL Buffer
BUFPLL_MCB	Primitive: PLL Buffer for the Memory Controller Block
DCM_CLKGEN	Primitive: Digital Clock Manager.
DCM_SP	Primitive: Digital Clock Manager
PLL_BASE	Primitive: Basic Phase Locked Loop Clock Circuit

Config/BSCAN Components

Design Element	Description
BSCAN_SPARTAN6	Primitive: Spartan®-6 JTAG Boundary Scan Logic Control Circuit
DNA_PORT	Primitive: Device DNA Data Access Port
ICAP_SPARTAN6	Primitive: Internal Configuration Access Port
POST_CRC_INTERNAL	Primitive: Post-configuration CRC error detection
STARTUP_SPARTAN6	Primitive: Spartan®-6 Global Set/Reset, Global 3-State and Configuration Start-Up Clock Interface
SUSPEND_SYNC	Primitive: Suspend Mode Access

Convenience Primitives

Design Element	Description
BUFG	Convenience Primitive: Global Clock Buffer
BUFGCE	Convenience Primitive: Global Clock Buffer with Clock Enable
BUFGCE_1	Convenience Primitive: Global Clock Buffer with Clock Enable and Output State 1
BUFGP	Convenience Primitive: Primary Global Buffer for Driving Clocks or Longlines

Gigabit I/O

Design Element	Description	
GTPA1_DUAL	Primitive: Dual Gigabit Transceiver	



I/O Components

Design Element	Description		
IBUF	Primitive: Input Buffer		
IBUFDS	Primitive: Differential Signaling Input Buffer		
IBUFG	Primitive: Dedicated Input Clock Buffer		
IBUFGDS	Primitive: Differential Signaling Dedicated Input Clock Buffer and Optional Delay		
IOBUF	Primitive: Bi-Directional Buffer		
IOBUFDS	Primitive: 3-State Differential Signaling I/O Buffer with Active Low Output Enable		
IODELAY2	Primitive: Input and Output Fixed or Variable Delay Element		
IODRP2	Primitive: I/O Control Port		
IODRP2_MCB	Primitive: I/O Control Port for the Memory Controller Block		
ISERDES2	Primitive: Input SERial/DESerializer.		
KEEPER	Primitive: KEEPER Symbol		
OBUF	Primitive: Output Buffer		
OBUFDS	Primitive: Differential Signaling Output Buffer		
OBUFT	Primitive: 3-State Output Buffer with Active Low Output Enable		
OBUFTDS	Primitive: 3-State Output Buffer with Differential Signaling, Active-Low Output Enable		
OSERDES2	Primitive: Dedicated IOB Output Serializer		
PULLDOWN	Primitive: Resistor to GND for Input Pads, Open-Drain, and 3-State Outputs		
PULLUP	Primitive: Resistor to VCC for Input PADs, Open-Drain, and 3-State Outputs		

Logic

Design Element	Description	
AND2B1L	Primitive: Two input AND gate implemented in place of a Slice Latch	
OR2L	Primitive: Two input OR gate implemented in place of a Slice Latch	



RAM/ROM

Design Element	Description
RAM128X1D	Primitive: 128-Deep by 1-Wide Dual Port Random Access Memory (Select RAM)
RAM256X1S	Primitive: 256-Deep by 1-Wide Random Access Memory (Select RAM)
RAM32M	Primitive: 32-Deep by 8-bit Wide Multi Port Random Access Memory (Select RAM)
RAM32X1S	Primitive: 32-Deep by 1-Wide Static Synchronous RAM
RAM64M	Primitive: 64-Deep by 4-bit Wide Multi Port Random Access Memory (Select RAM)
RAM64X1D	Primitive: 64-Deep by 1-Wide Dual Port Static Synchronous RAM
RAM64X1S	Primitive: 64-Deep by 1-Wide Static Synchronous RAM
RAMB16BWER	Primitive: 16K-bit Data and 2K-bit Parity Configurable Synchronous Dual Port Block RAM with Optional Output Registers
RAMB8BWER	Primitive: 8K-bit Data and 1K-bit Parity Configurable Synchronous Dual Port Block RAM with Optional Output Registers

Registers/Latches

Design Element	Description		
FDCE	Primitive: D Flip-Flop with Clock Enable and Asynchronous Clear		
FDPE	Primitive: D Flip-Flop with Clock Enable and Asynchronous Preset		
FDRE	Primitive: D Flip-Flop with Clock Enable and Synchronous Reset		
FDSE	Primitive: D Flip-Flop with Clock Enable and Synchronous Set		
IDDR2	Primitive: Double Data Rate Input D Flip-Flop with Optional Data Alignment, Clock Enable and Programmable Synchronous or Asynchronous Set/Reset		
LDCE	Primitive: Transparent Data Latch with Asynchronous Clear and Gate Enable		
LDPE	Primitive: Transparent Data Latch with Asynchronous Preset and Gate Enable		
ODDR2	Primitive: Dual Data Rate Output D Flip-Flop with Optional Data Alignment, Clock Enable and Programmable Synchronous or Asynchronous Set/Reset		

Shift Register LUT

Design Element	Description	
SRL16E	Primitive: 16-Bit Shift Register Look-Up Table (LUT) with Clock Enable	
SRLC32E	Primitive: 32 Clock Cycle, Variable Length Shift Register Look-Up Table (LUT) with Clock Enable	



Slice/CLB Primitives

Design Element	Description		
CARRY4	Primitive: Fast Carry Logic with Look Ahead		
CFGLUT5	Primitive: 5-input Dynamically Reconfigurable Look-Up Table (LUT)		
LUT5	Primitive: 5-Input Lookup Table with General Output		
LUT5_D	Primitive: 5-Input Lookup Table with General and Local Outputs		
LUT5_L	Primitive: 5-Input Lookup Table with Local Output		
LUT6	Primitive: 6-Input Lookup Table with General Output		
LUT6_2	Primitive: Six-input, 2-output, Look-Up Table		
LUT6_D	Primitive: 6-Input Lookup Table with General and Local Outputs		
LUT6_L	Primitive: 6-Input Lookup Table with Local Output		
MUXF7	Primitive: 2-to-1 Look-Up Table Multiplexer with General Output		
MUXF7_D	Primitive: 2-to-1 Look-Up Table Multiplexer with Dual Output		
MUXF7_L	Primitive: 2-to-1 look-up table Multiplexer with Local Output		
MUXF8	Primitive: 2-to-1 Look-Up Table Multiplexer with General Output		
MUXF8_D	Primitive: 2-to-1 Look-Up Table Multiplexer with Dual Output		
MUXF8_L	Primitive: 2-to-1 Look-Up Table Multiplexer with Local Output		



About Design Elements

This section describes the design elements that can be used with this architecture. The design elements are organized alphabetically.


The following information is provided for each design element, where applicable:

- Name of element
- Brief description
- Schematic symbol (if any)
- Logic table (if any)
- Port descriptions
- Design Entry Method
- Available attributes (if any)
- Example instantiation code
- For more information



AND2B1L

Primitive: Two input AND gate implemented in place of a Slice Latch



Introduction

This element allows the specification of a configurable Slice latch to take the function of a two input AND gate with one input inverted (see Logic Table). The use of this element can reduce logic levels and increase logic density of the part by trading off register/latch resources for logic. Xilinx suggests caution when using this component as it can affect register packing and density since specifying one or more AND2B1L or OR2L components in a Slice disallows the use of the remaining registers and latches.

Logic Table

Inputs		Outputs
DI	SRI	0
0	0	0
0	1	0
1	0	1
1	1	0

Port Descriptions

Port	Туре	Width	Function
О	Output	1	Output of the AND gate.
DI	Input	1	Active high input that is generally connected to sourcing LUT located in the same Slice.
SRI	Input	1	Active low input that is generally source from outside of the Slice.
			Note To allow more than one AND2B1L or OR2B1L to be packed into a single Slice, a common signal must be connected to this input.

Design Entry Method

Instantiation	Recommended
Inference	No
CORE Generator™ and wizards	No
Macro support	No


For More Information

- See the Spartan-6 FPGA SelectIO Resources User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



BSCAN_SPARTAN6

Primitive: Spartan®-6 JTAG Boundary Scan Logic Control Circuit



Introduction

This design element allows access to and from internal logic by the JTAG Boundary Scan logic controller. This allows for communication between the internal running design and the dedicated JTAG pins of the FPGA.

Each instance of this design element will handle one JTAG USER instruction (USER1 through USER4) as set with the JTAG_CHAIN attribute. To handle all four USER instructions, instantiate four of these elements and set the JTAG_CHAIN attribute appropriately.



Port Descriptions

Port	Туре	Width	Function
CAPTURE	Output	1	Active upon the loading of the USER instruction. Asserts High when the JTAG TAP controller is in the CAPTURE-DR state.
DRCK	Output	1	A mirror of the TCK input pin to the FPGA when the JTAG USER instruction assigned by JTAG_CHAIN is loaded and the JTAG TAP controller is in the SHIFT-DR state or in the CAPTURE-DR state.
RESET	Output	1	Active upon the loading of the USER instruction. It asserts High when the JTAG TAP controller is in the TEST-LOGIC-RESET state.
RUNTEST	Output	1	Indicates JTAG is in Run Test/Idle state.
SEL	Output	1	Indicates when the USER instruction has been loaded into the JTAG Instruction Register. Becomes active in the UPDATE-IR state, and stays active until a new instruction is loaded.
SHIFT	Output	1	Active upon the loading of the USER instruction. It asserts High when the JTAG TAP controller is in the SHIFT-DR state.
TCK	Output	1	The value of the TCK input pin to the FPGA.
TDI	Output	1	A mirror of the TDI pin.
TMS	Output	1	The value of the TMS input pin to the FPGA.
UPDATE	Output	1	Active upon the loading of the USER instruction. It asserts High when the JTAG TAP controller is in the UPDATE-DR state.
TDO	Input	1	Active upon the loading of the USER instruction. External JTAG TDO pin will reflect data input to the macro's TDO pin.

Design Entry Method

Instantiation	Recommended
Inference	No
CORE Generator™ and wizards	No
Macro support	No

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
JTAG_CHAIN	Integer	1, 2, 3, 4	1	Sets the JTAG USER instruction number that this instance of the element will handle.



VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.

```
Library UNISIM;
use UNISIM.vcomponents.all;
-- BSCAN_SPARTAN6: Spartan-6 JTAG Boundary-Scan Logic Access
                  Spartan-6
-- Xilinx HDL Libraries Guide, version 11.2
BSCAN_SPARTAN6_inst : BSCAN_SPARTAN6
generic map (
  JTAG_CHAIN => 1 -- Chain number.
port map (
  CAPTURE => CAPTURE, -- 1-bit Scan Data Register Capture instruction.
  DRCK => DRCK,
                      -- 1-bit Scan Clock instruction. DRCK is a gated version of TCTCK, it toggles during
                      -- the CAPTUREDR and SHIFTDR states.
  RESET => RESET.
                      -- 1-bit Scan register reset instruction.
  RUNTEST => RUNTEST, -- 1-bit Asserted when TAP controller is in Run Test Idle state. Make sure is the
                       -- same name as BSCAN primitive used in Spartan products.
  SEL => SEL,
                      -- 1-bit Scan mode Select instruction.
  SHIFT => SHIFT, -- 1-bit Scan Chain Shift instruction.
  TCK => TCK,
                      -- 1-bit Scan Clock. Fabric connection to TAP Clock pin.
  TDI => TDI,
                      -- 1-bit Scan Chain Output. Mirror of TDI input pin to FPGA.
                      -- 1-bit Test Mode Select. Fabric connection to TAP.
  TMS => TMS,
  UPDATE => UPDATE,
                     -- 1-bit Scan Register Update instruction.
                      -- 1-bit Scan Chain Input.
  TDO => TDO
-- End of BSCAN_SPARTAN6_inst instantiation
```

Verilog Instantiation Template

```
// BSCAN_SPARTAN6: Spartan-6 JTAG Boundary-Scan Logic Access
                   Spartan-6
// Xilinx HDL Language Template, version 11.1
BSCAN_SPARTAN6 #(
   .JTAG_CHAIN(1) // Chain number.
BSCAN_SPARTAN6_inst (
  .CAPTURE(CAPTURE), // 1-bit Scan Data Register Capture instruction.
   .DRCK(DRCK),
                    // 1-bit Scan Clock instruction. DRCK is a gated version of TCTCK, it toggles during
                      // the CAPTUREDR and SHIFTDR states.
   .RESET(RESET).
                     // 1-bit Scan register reset instruction.
   .RUNTEST(RUNTEST), // 1-bit Asserted when TAP controller is in Run Test Idle state. Make sure is the same
                      // name as BSCAN primitive used in Spartan products.
                     // 1-bit Scan mode Select instruction.
   .SEL(SEL),
   .SHIFT(SHIFT),
                     // 1-bit Scan Chain Shift instruction.
                     // 1-bit Scan Clock. Fabric connection to TAP Clock pin.
   .TCK(TCK),
                     // 1-bit Scan Chain Output. Mirror of TDI input pin to FPGA.
   .TDI(TDI),
                     // 1-bit Test Mode Select. Fabric connection to TAP.
   .TMS(TMS),
                    // 1-bit Scan Register Update instruction.
   .UPDATE(UPDATE),
   .TDO(TDO)
                     // 1-bit Scan Chain Input.
);
// End of BSCAN_SPARTAN6_inst instantiation
```

For More Information

- See the Spartan-6 FPGA Configuration User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



BUFG

Convenience Primitive: Global Clock Buffer

Introduction

This design element is a high-fanout buffer that connects signals to the global routing resources for low skew distribution of the signal. BUFGs are typically used on clock nets.

Port Descriptions

Port	Туре	Width	Function
Ι	Input	1	Clock buffer output
0	Output	1	Clock buffer input

Design Entry Method

Instantiation	Yes
Inference	Recommended
CORE Generator™ and wizards	No
Macro support	No

VHDL Instantiation Template

```
Library UNISIM;
use UNISIM.vcomponents.all;

-- BUFG: Global Clock Buffer
-- Virtex-6
-- Xilinx HDL Libraries Guide, version 11.2

BUFG_inst: BUFG
generic map (
    0 => 0, -- 1-bit Clock buffer output
    I => I -- 1-bit Clock buffer input
);

-- End of BUFG_inst instantiation
```



Verilog Instantiation Template

For More Information

- See the Spartan-6 FPGA Clocking Resources User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



BUFGCE

Convenience Primitive: Global Clock Buffer with Clock Enable



Introduction

This design element is a global clock buffer with a single gated input. Its O output is "0" when clock enable (CE) is Low (inactive). When clock enable (CE) is High, the I input is transferred to the O output.

Logic Table

Inputs	Outputs	
I	CE	0
X	0	0
I	1	I

Design Entry Method

Instantiation	Yes
Inference	Recommended
CORE Generator™ and wizards	No
Macro support	No

VHDL Instantiation Template



Verilog Instantiation Template

For More Information

- See the Spartan-6 FPGA Clocking Resources User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.

73



BUFGCE_1

Convenience Primitive: Global Clock Buffer with Clock Enable and Output State 1



Introduction

This design element is a multiplexed global clock buffer with a single gated input. Its O output is High (1) when clock enable (CE) is Low (inactive). When clock enable (CE) is High, the I input is transferred to the O output.

Logic Table

Inputs		Outputs
I	CE	0
X	0	1
I	1	I

Design Entry Method

Instantiation	Yes
Inference	Recommended
CORE Generator™ and wizards	No
Macro support	No

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.



Verilog Instantiation Template

- See the Spartan-6 FPGA Clocking Resources User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



BUFGMUX

Primitive: Global Clock MUX Buffer



Introduction

BUFGMUX is a multiplexed global clock buffer that can select between two input clocks: I0 and I1. When the select input (S) is Low, the signal on I0 is selected for output (O). When the select input (S) is High, the signal on I1 is selected for output.

BUFGMUX and BUFGMUX_1 are distinguished by the state the output assumes when that output switches between clocks in response to a change in its select input. BUGFMUX assumes output state 0 and BUFGMUX_1 assumes output state 1.

Note BUFGMUX guarantees that when S is toggled, the state of the output remains in the inactive state until the next active clock edge (either I0 or I1) occurs.

Logic Table

Inputs			Outputs
10	I1	S	0
10	X	0	I0
X	I1	1	I1
X	X	\uparrow	0
X	X	\downarrow	0

Port Descriptions

Port	Туре	Width	Function
IO	Input	1	Clock0 input
I1	Input	1	Clock1 input
0	Output	1	Clock MUX output
S	Input	1	Clock select input

Design Entry Method

Instantiation	Yes
Inference	Recommended
CORE Generator™ and wizards	No
Macro support	No



Available Attributes

Attribute	Туре	Allowed Values	Default	Description
CLK_SEL_TYPE	String	"SYNC", "ASYNC"	"SYNC"	Specifies synchronous or asynchronous clock.
DISABLE_VALUE	String	"HIGH", "LOW"	"LOW"	Specifies the state the output assumes when switching between inputs.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.

Verilog Instantiation Template

- See the Spartan-6 FPGA Clocking Resources User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



BUFGMUX_1

Primitive: Global Clock MUX Buffer with Output State 1

```
BUFGMUX_1

I0

S

X9252
```

Introduction

This design element is a multiplexed global clock buffer that can select between two input clocks: I0 and I1. When the select input (S) is Low, the signal on I0 is selected for output (0). When the select input (S) is High, the signal on I1 is selected for output.

This design element is distinguished from BUFGMUX by the state the output assumes when that output switches between clocks in response to a change in its select input. BUFGMUX assumes output state 0 and BUFGMUX_1 assumes output state 1.

Logic Table

Inputs			Outputs
10	l1	s	0
10	X	0	10
X	I1	1	I1
X	X	\uparrow	1
X	X	\downarrow	1

Design Entry Method

Instantiation	Yes
Inference	Recommended
CORE Generator TM and wizards	No
Macro support	No

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.



Verilog Instantiation Template

- See the Spartan-6 FPGA Clocking Resources User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



BUFGP

Convenience Primitive: Primary Global Buffer for Driving Clocks or Longlines

BUFG P



Introduction

This design element is a primary global buffer that is used to distribute high fan-out clock or control signals throughout in FPGA devices. It is equivalent to an IBUFG driving a BUFG.

This design element provides direct access to Configurable Logic Block (CLB) and Input Output Block (IOB) clock pins and limited access to other CLB inputs. The input to a BUFGP comes only from a dedicated IOB. Because of its structure, this element can always access a clock pin directly. However, it can access only one of the F3, G1, C3, or C1 pins, depending on the corner in which the BUFGP is placed. When the required pin cannot be accessed directly from the vertical line, PAR feeds the signal through another CLB and uses general purpose routing to access the load pin.

Design Entry Method

This design element is only for use in schematics.


For More Information

See the Spartan-6 FPGA User Documentation (User Guides and Data Sheets).



BUFH

Primitive: Clock buffer for a single clocking region



Introduction

The BUFH primitive is provided to allow instantiation capability to access the HCLK clock buffer resources.

Port Descriptions

Port	Туре	Width	Function
I	Input	1	Clock Input
0	Output	1	Clock Output

Design Entry Method

Instantiation	Yes
Inference	No
CORE Generator™ and wizards	No
Macro support	No

VHDL Instantiation Template

Verilog Instantiation Template

```
// BUFH: Clock buffer for a single clocking region
// Virtex-6
// Xilinx HDL Language Template, version 11.4
BUFH BUFH_inst (
    .O(O), // 1-bit The output to the BUFH
    .I(I) // 1-bit The input to the BUFH
);
// End of BUFH_inst instantiation
```


For More Information

See the Spartan-6 FPGA User Documentation (User Guides and Data Sheets).



BUFIO2

Primitive: Dual Clock Buffer and Strobe Pulse



Introduction

This primitive takes a clock input and generates two clock outputs and a strobe pulse. The IOCLK output is a buffered version of the input clock. The period and duty cycle of the DIVCLK output is dependent on the attribute setting. If the DIVIDE_BYPASS is set to TRUE then the DIVCLK output is a buffered version of the input clock and the SERDESSTOBE output is driven to 1. If DIVIDE_BYPASS is set to FALSE then the DIVCLK and SERDESSTROBE output are divided input clock by the setting of the divide attribute.

Port Descriptions

Port	Туре	Width	Function
DIVCLK	Output	1	Divided clock
Ι	Input	1	Clock input
IOCLK	Output	1	Clock output
SERDESSTROBE	Output	1	SERDES strobe (Clock Enable)

Design Entry Method

Instantiation	Recommended
Inference	No
CORE Generator™ and wizards	No
Macro support	No

Available Attributes

Attribute	Туре	Allowed Values Default		Description
DIVIDE	Decimal	1, 2, 3, 4, 5, 6, 7, 8	1	Set the DIVCLK divider divide-by value.
DIVIDE_BYPASS	Boolean	TRUE, FALSE	TRUE	DIVCLK output sourced from Divider (FALSE) or from I input, bypassing Divider (TRUE).



VHDL Instantiation Template

```
-- BUFIO2: Dual Clock Buffer and Strobe Pulse
           Spartan-6
-- Xilinx HDL Libraries Guide, version 11.2
BUFIO2_inst : BUFIO2
generic map (
                            -- Set the DIVCLK divider divide-by value.
  DIVIDE => 1,
  DIVIDE_BYPASS => TRUE, -- DIVCLK output sourced from Divider (FALSE) or from I input, bypassing Divider -- (TRUE).
  I_INVERT => FALSE,
  USE_DOUBLER => FALSE
port map (
                      -- 1-bit Output divided clock
-- 1-bit Output clock
  DIVCLK => DIVCLK,
  IOCLK => IOCLK,
  SERDESSTROBE => SERDESSTROBE, -- 1-bit Output SERDES strobe (Clock Enable)
                                  -- 1-bit Clock input
-- End of BUFIO2_inst instantiation
```

Verilog Instantiation Template


```
// BUFIO2: Dual Clock Buffer and Strobe Pulse
          Spartan-6
// Xilinx HDL Language Template, version 11.1
BUFIO2 #(
  .DIVIDE(1),
                          // Set the DIVCLK divider divide-by value.
   .DIVIDE_BYPASS("TRUE"), // DIVCLK output sourced from Divider (FALSE) or from I input, bypassing Divider
                          // (TRUE).
   .I_INVERT("FALSE"),
   .USE_DOUBLER("FALSE")
BUFIO2_inst (
   .DIVCLK(DIVCLK),
                               // 1-bit Output divided clock
   .IOCLK(IOCLK),
                                // 1-bit Output clock
   .SERDESSTROBE(SERDESSTROBE), // 1-bit Output SERDES strobe (Clock Enable)
                                // 1-bit Clock input
);
// End of BUFIO2_inst instantiation
```

- See the Spartan-6 FPGA Clocking Resources User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



BUFIO2FB

Primitive: Feedback Clock Buffer.



Introduction

This component is a simple buffer that has an attribute to determine the output delay. If DIVIDE_BYPASS is set to TRUE then the delays are equivalent to the BUFIO2 bypass delay. When set to FALSE, the delays are similar to the BUFIO2 DIVCLK outputs to keep the outputs of the BUFIO2 and BUFIO2FB phase aligned.

Port Descriptions

Port	Туре	Width	Function
I	Input	1	Input feedback clock.
0	Output	1	Output feedback clock

Design Entry Method

Instantiation	Recommended	
Inference	No	
CORE Generator™ and wizards	No	
Macro support	No	

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
DIVIDE_BYPASS	Boolean	TRUE, FALSE	TRUE	DIVCLK output sourced from Divider (FALSE) or from I input, bypassing Divider (TRUE). If FALSE, also need to set CLKDIV DIVIDE value to 1.

VHDL Instantiation Template




Verilog Instantiation Template

- See the Spartan-6 FPGA Clocking Resources User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



BUFPLL

Primitive: PLL Buffer



Introduction

The BUFPLL is intended to be used in high speed IO routing to generate SERDES clocks and strobe pulses and also to align the LOCKED output of the PLL with the GCLK, SERDES strobe and PLL clocks. The IOCLK output is a buffered version of the input clock. The LOCK output is not aligned to any clocks. The LOCKED output serves the exact same function as the PLL locked signals except that they do not go High until the PLL has locked and the BUFPLL has aligned the SERDESSTROBE signal correctly.

Port Descriptions

Port	Туре	Width	Function
GCLK	Input	1	GCLK clock input.
IOCLK	Output	1	PLL clock output.
LOCK	Output	1	Synchronized LOCK output.
LOCKED	Input	1	LOCKED sign from PLL input.
PLLIN	Input	1	PLL clock input.
SERDESSTROBE	Output	1	SERDES strobe (clock enable).

Design Entry Method

Instantiation	Recommended
Inference	No
CORE Generator™ and wizards	No
Macro support	No

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
DIVIDE	Integer	1, 2, 3, 4, 5, 6, 7, 8	1	Sets the PLLIN divider divide-by value for SERDESSTROBE.



VHDL Instantiation Template

```
-- BUFPLL: (MISSING DESCRIPTION)
          Spartan-6
-- Xilinx HDL Libraries Guide, version 11.2
BUFPLL_inst : BUFPLL
generic map (
  DIVIDE => 1 -- Set the PLLIN divider divide-by value for SERDESSTROBE.
port map (
  IOCLK => IOCLK,
                                -- 1-bit Output PLL clock
  LOCK => LOCK,
                                -- 1-bit Synchronized LOCK output
  SERDESSTROBE => SERDESSTROBE, -- 1-bit Output SERDES strobe (clock enable)
  GCLK => GCLK,
                                -- 1-bit GCLK clock input
  LOCKED => LOCKED,
                                -- 1-bit LOCKED sign from PLL input
  PLLIN => PLLIN
                                -- 1-bit PLL clock input
-- End of BUFPLL_inst instantiation
```

Verilog Instantiation Template


```
// BUFPLL: (MISSING DESCRIPTION)
      Spartan-6
// Xilinx HDL Language Template, version 11.1
  .DIVIDE(1) // Set the PLLIN divider divide-by value for SERDESSTROBE.
BUFPLL_inst (
                               // 1-bit Output PLL clock
  .IOCLK(IOCLK),
   .LOCK(LOCK),
                               // 1-bit Synchronized LOCK output
  .SERDESSTROBE(SERDESSTROBE), // 1-bit Output SERDES strobe (clock enable)
                   // 1-bit GCLK clock input
   .GCLK(GCLK),
   .LOCKED(LOCKED),
                              // 1-bit LOCKED sign from PLL input
  .PLLIN(PLLIN)
                              // 1-bit PLL clock input
);
// End of BUFPLL_inst instantiation
```

- See the Spartan-6 FPGA Clocking Resources User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



BUFPLL_MCB

Primitive: PLL Buffer for the Memory Controller Block



Introduction


The BUFPLL_MCB is a component used by the Memory Interface Generator (MIG) core in conjunction with the MCB block to implement external memory interfaces. The use of this block outside of MIG is not supported.

- See the Xilinx Memory Interface Solutions User Guide.
- See the Spartan-6 FPGA Clocking Resources User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



CARRY4

Primitive: Fast Carry Logic with Look Ahead



Introduction

This circuit design represents the fast carry logic for a slice. The carry chain consists of a series of four MUXes and four XORs that connect to the other logic (LUTs) in the slice via dedicated routes to form more complex functions. The fast carry logic is useful for building arithmetic functions like adders, counters, subtractors and add/subs, as well as such other logic functions as wide comparators, address decoders, and some logic gates (specifically, AND and OR).

Port Descriptions

Port	Direction	Width	Function
0	Output	4	Carry chain XOR general data out
CO	Output	4	Carry-out of each stage of the carry chain
DI	Input	4	Carry-MUX data input
S	Input	4	Carry-MUX select line
CYINIT	Input	1	Carry-in initialization input
CI	Input	1	Carry cascade input

Design Entry Method

Instantiation	Yes
Inference	Recommended
CORE Generator™ and wizards	No
Macro support	No



VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.


Verilog Instantiation Template

- See the Spartan-6 FPGA Configurable Logic Block User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



CFGLUT5

Primitive: 5-input Dynamically Reconfigurable Look-Up Table (LUT)



Introduction

This element is a runtime, dynamically reconfigurable, 5-input look-up table (LUT) that enables the changing of the logical function of the LUT during circuit operation. Using the CDI pin, a new INIT value can be synchronously shifted in serially to change the logical function. The O6 output pin produces the logical output function, based on the current INIT value loaded into the LUT and the currently selected I0-I4 input pins. Optionally, you can use the O5 output in combination with the O6 output to create two individual 4-input functions sharing the same inputs or a 5-input function and a 4-input function that uses a subset of the 5-input logic (see tables below). This component occupies one of the four 6-LUT components within a slice.

To cascade this element, connect the CDO pin from each element to the CDI input of the next element. This will allow a single serial chain of data (32-bits per LUT) to reconfigure multiple LUTs.

Port Descriptions

Port	Direction	Width	Function
O6	Output	1	5-LUT output
O5	Output	1	4-LUT output
I0, I1, I2, I3, I4	Input	1	LUT inputs
CDO	Output	1	Reconfiguration data cascaded output (optionally connect to the CDI input of a subsequent LUT)
CDI	Input	1	Reconfiguration data serial input
CLK	Input	1	Reconfiguration clock
CE	Input	1	Active high reconfiguration clock enable



Design Entry Method

Instantiation	Recommended
Inference	No
CORE Generator™ and wizards	No
Macro support	No

- Connect the CLK input to the clock source used to supply the reconfiguration data.
- Connect the CDI input to the source of the reconfiguration data.
- Connect the CE pin to the active high logic if you need to enable/disable LUT reconfiguration.
- Connect the I4-I0 pins to the source inputs to the logic equation. The logic function is output on O6 and O5.
- To cascade this element, connect the CDO pin from each element to the CDI input of the next element to allow a single serial chain of data to reconfigure multiple LUTs.

The INIT attribute should be placed on this design element to specify the initial logical function of the LUT. A new INIT can be loaded into the LUT any time during circuit operation by shifting in 32-bits per LUT in the chain, representing the new INIT value. Disregard the O6 and O5 output data until all 32-bits of new INIT data has been clocked into the LUT. The logical function of the LUT changes as new INIT data is shifted into it. Data should be shifted in MSB (INIT[31]) first and LSB (INIT[0]) last.

In order to understand the O6 and O5 logical value based on the current INIT, see the table below:

14 13 12 11 10	O6 Value	O5 Value
11111	INIT[31]	INIT[15]
11110	INIT[30]	INIT[14]
1 0 0 0 1	INIT[17]	INIT[1]
10000	INIT[16]	INIT[0]
0 1 1 1 1	INIT[15]	INIT[15]
0 1 1 1 0	INIT[14]	INIT[14]
0 0 0 0 1	INIT[1]	INIT[1]
0 0 0 0 0	INIT[0]	INIT[0]

For instance, the INIT value of FFFF8000 would represent the following logical equations:

- O6 = I4 or (I3 and I2 and I1 and I0)
- O5 = I3 and I2 and I1 and I0

To use these elements as two, 4-input LUTs with the same inputs but different functions, tie the I4 signal to a logical one. The INIT[31:16] values apply to the logical values of the O6 output and INIT [15:0] apply to the logical values of the O5 output.

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
INIT	Hexadecimal	Any 32-bit Value	All zeros	Specifies the initial logical expression of this element.



VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.

```
Library UNISIM;
use UNISIM.vcomponents.all;
-- CFGLUT5: Reconfigurable 5-input LUT
             Virtex-5/6, Spartan-6
-- Xilinx HDL Libraries Guide, version 11.2
CFGLUT5_inst : CFGLUT5
generic map (
  INT => X"00000000")
port map (
   CDO => CDO, -- Reconfiguration cascade output
   O5 => O5, -- 4-LUT output
                -- 5-LUT output
   06 => 06,
   CDI => CDI, -- Reconfiguration data input
   CE => CE, -- Reconfiguration enable input
   CLK => CLK, -- Clock input
   IO => IO, -- Logic data input
II => II, -- Logic data input
   I2 => I2, -- Logic data input
I3 => I3, -- Logic data input
I4 => I4 -- Logic data input
);
-- End of CFGLUT5_inst instantiation
```

Verilog Instantiation Template


```
// CFGLUT5: Reconfigurable 5-input LUT
            Virtex-5, Virext-5, Spartan-6
// Xilinx HDL Libraries Guide, version 11.2
CFGLUT5 #(
   .INIT(32'h00000000) // Specify initial LUT contents
) CFGLUT5_inst (
  .CDO(CDO), // Reconfiguration cascade output
   .05(05), // 4-LUT output
.06(06), // 5-LUT output
   .CDI(CDI), // Reconfiguration data input
   .CE(CE), // Reconfiguration enable input
   .CLK(CLK), // Clock input
   .IO(IO), // Logic data input
             // Logic data input
   .I1(I1),
             // Logic data input
   .I2(I2),
   .I3(I3),
             // Logic data input
   .I4(I4)
             // Logic data input
// End of CFGLUT5_inst instantiation
```

- See the Spartan-6 FPGA Configurable Logic Block User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



DCM_CLKGEN

Primitive: Digital Clock Manager.



Introduction

Spartan®-6 devices contain up to 8 10 DCMs that are placed in the center column of the chip with PLLs. Digital Clock Managers (DCMs) provide flexible, complete control over clock frequency and provide advanced clocking capabilities including clock network deskew, frequency synthesis and phase shift.

Port Descriptions

Port	Туре	Width	Function
CLKFX	Output	1	Generated output clock.
CLKFXDV	Output	1	Divided output clock, Divide value derived from CLKFXDV_DIV attribute.
			Note There is no phase alignment between CLKFX and CLKFXDV.
CLKFX180	Output	1	Generated output clock 180 degree out of phase from CLKFX.
CLKIN	Input	1	The source clock (CLKIN) input pin provides the source clock to the DCM.
			In the case of Free-running oscillator mode, running clock needs to be connected until DCM is locked and DCM is frozen, then clock can be removed. In the other modes, a free running clock needs to be provided and remain.
FREEZEDCM	Input	1	Prevents tap adjustment drift in the event of a lost CLKIN input.
LOCKED	Output	1	Synchronous output from the DCM that provides the user with an indication that the DCM is ready for operation.
PROGCLK	Input	1	Clock input for M and/or D reconfiguration.
PROGDATA	Input	1	Serial data input to supply information for the reprogramming of M and/or D values of the DCM. This input must be applied synchronous to the PROGCLK input.
PROGDONE	Output	1	Active high output to indicate the successful reprogramming of an M or D value.



Port	Туре	Width	Function
PROGEN	Input	1	Active high enable input for the reprogramming of M/D values. This input must be applied synchronously to the PROGCLK input.
RST	Input	1	Resets the DCM circuitry. The RST signal is an active High asynchronous reset. Asserting the RST signal asynchronously forces all DCM outputs Low (the LOCKED signal, all status signals, and all output clocks within four source clock cycles). Because the reset is asynchronous, the last cycle of the clocks can exhibit an unintended short pulse, severely distorted duty-cycle, and no longer phase adjust with respect to one another while deasserting. The RST pin must be used when reconfiguring the device or changing the input frequency. Deasserting the RST signal synchronously starts the locking process at the next CLKIN cycle. To ensure a proper DCM reset and locking process, the RST signal must be deasserted after the CLKIN signal has been present and stable for at least three clock cycles. In all designs, the DCM must be held in reset until the clock is stable. During configuration, the DCM is automatically held in reset until GSR is released. If the clock is stable when GSR is released, DCM reset after configuration is not necessary.
STATUS[2:1]	Output	2	Clock Status lines.
			STATUS[1] indicates that CLKIN has stopped.
			STATUS[2] indicates that CLKFX or CLKFX180 has stopped.

Design Entry Method

Instantiation	Yes
Inference	No
CORE Generator™ and wizards	Recommended
Macro support	No

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
CLKFX_DIVIDE	Integer	1 to 256	1	This value in conjunction with the input frequency and CLKFX_MULTIPLY value, determines the resultant output frequency for the CLKFX and CLKFX180 outputs.
CLKFXDV_DIVIDE	Integer	2, 4, 8, 16, 32	2	Specifies divide value for CLKFXDV.
CLKFX_MD_MAX	3 significant digit Float	0.000 to 256.000	0.000	When using the DCM_CLKGEN with variable M and D values, this would specify the maximum ratio of M and D used during static timing analysis.



Attribute	Туре	Allowed Values	Default	Description
CLKFX_MULTIPLY	Integer	2 to 256	4	This value in conjunction with the input frequency and CLKFX_DIVIDE value, determine the resultant output frequency for the CLKFX and CLKFX180 outputs.
CLKIN_PERIOD	String	0 bit String	"10.0"	This attribute specifies the source clock period which is used to help the DCM adjust for the optimum CLKFX/CLKFX180 outputs and also result in faster locking time.
DFS_BANDWIDTH	String	"OPTIMIZED", "HIGH", "LOW"	"OPTIMIZED"	Specifies the frequency adjust bandwidth of the DCM due to process, voltage, and temperature (PVT).
PROG_MD_ BANDWIDTH	String	"OPTIMIZED", "HIGH", "LOW"	"OPTIMIZED"	Specifies the frequency adjust bandwidth of the DCM due to change of programming of the M and D values.
SPREAD_SPECTRUM	String	"NONE", "CUSTOM", "LOW_EMISSION_ 24_DOWN_SPREAD" "VIDEO_LINK_75_ CENTER_SPREAD", "VIDEO_LINK_90_ CENTER_SPREAD"	"NONE"	Specifies a supported mode for Spread Spectrum. Must be used in conjunction with the appropriate IP to fully realize the frequency hopping.
STARTUP_WAIT	Boolean	FALSE, TRUE	FALSE	Delays the configuration DONE signal until DCM LOCKED signal goes high.

VHDL Instantiation Template

```
-- DCM_CLKGEN: Digital Clock Manager
              Spartan-6
-- Xilinx HDL Libraries Guide, version 11.2
DCM_CLKGEN_inst : DCM_CLKGEN
generic map (
  CLKFXDV_DIVIDE => 2,
                                    -- Specifies divide value for CLKFXDV.
                                    -- This value in conjunction with the input frequency and
  CLKFX_DIVIDE => 1,
                                    -- CLKFX_MULTIPLY value determine the resultant output frequency for
                                    -- the CLKFX and CLKFX180 outputs.
                                    -- When using the DCM_CLKGEN with variable M and D values, this would
  CLKFX_MD_MAX => 0.0,
                                    -- specify the maximum ratio of M and D used during static timing
                                    -- analysis to ensure proper timing of the DCM output.
                                    -- This value in conjunction with the input frequency and CLKFX_DIVIDE
  CLKFX MULTIPLY => 4,
                                    -- value determine the resultant output frequency for the CLKFX and
                                    -- CLKFX180 outputs.
  CLKIN_PERIOD => "10.0",
                                    -- This attribute specifies the source clock period which is used to
                                    -- help the DCM adjust for the optimum CLKFX/CLKFX180 outputs and also
                                    -- result in faster locking time.
  DFS_BANDWIDTH => "OPTIMIZED",
                                    -- Specifies the frequency adjust bandwidth of the DCM due to PVT
  PROG_MD_BANDWIDTH => "OPTIMIZED", -- Specifies the frequency adjust bandwidth of the DCM due to change of
                                    -- programming of the M and/o D values.
                                    -- Specify a supported mode for Spread Spectrum. Must be used in
  SPREAD_SPECTRUM => "NONE",
                                    -- conjunction with the appropriate IP in order to fully realize the
                                     -- frequency hopping.
  STARTUP_WAIT => FALSE
                                  -- Delays configuration DONE signal until DCM LOCKED signal goes high.
port map (
  CLKFX => CLKFX,
                         -- 1-bit Generated output clock.
  CLKFX180 => CLKFX180, -- 1-bit Generated output clock 180 degree out of phase from CLKFX.
  CLKFXDV => CLKFXDV,
                          -- 1-bit Divided output clock, Divide value derived from CLKFXDV_DIV attribute.
```



```
-- There is no phase alignment between CLKFX and CLKFXDV.
   LOCKED => LOCKED,
                           -- 1-bit Synchronous output from the DCM that provides the user with an
                           -- indication the DCM is ready for operation.
   PROGDONE => PROGDONE,
                           -- 1-bit Active high output to indicate the successful re-programming of an M
                           -- and/or D value.
   STATUS => STATUS,
                           -- 2-bit Clock Status lines.
   CLKIN => CLKIN,
                           -- 1-bit The source clock (CLKIN) input pin provides the source clock to the DCM.
                           \mbox{--} 
 In the case of Free-running oscillator mode, running clock needs to be
                           -- connected until DCM is locked and DCM is frozen, then clock can be removed. In
                           -- the other modes, a free running clock needs to be provided and remain.
   FREEZEDCM => FREEZEDCM, -- 1-bit Prevents tap adjustment drift in the event of a lost CLKIN input
   PROGCLK => PROGCLK,
                           -- 1-bit Clock input for M and/or D reconfiguration.
                           -- 1-bit Serial data input to supply information for the reprogramming of {\tt M}
   PROGDATA => PROGDATA,
                           -- and/or D values of the DCM. This input must be applied synchronous to the
                           -- PROGCLK input.
   PROGEN => PROGEN,
                           -- 1-bit Active high enable input for the reprogramming of M/D values. This input
                           -- must be applied synchronous to the PROGCLK input.
  RST => RST
                           -- 1-bit Reset pin
);
```

-- End of DCM_CLKGEN_inst instantiation



Verilog Instantiation Template


```
// DCM_CLKGEN: Digital Clock Manager
               Spartan-6
// Xilinx HDL Language Template, version 11.1
DCM_CLKGEN #(
   .CLKFXDV DIVIDE(2),
                                    // Specifies divide value for CLKFXDV.
   .CLKFX_DIVIDE(1),
                                     // This value in conjunction with the input frequency and {\tt CLKFX\_MULTIPLY}
                                     // value determine the resultant output frequency for the CLKFX and
                                     // CLKFX180 outputs.
   .CLKFX MD MAX(0.0),
                                     // When using the DCM_CLKGEN with variable M and D values, this would
                                     // specify the maximum ratio of M and D used during static timing
                                     // analysis to ensure proper timing of the DCM output.
   .CLKFX_MULTIPLY(4),
                                     // This value in conjunction with the input frequency and {\tt CLKFX\_DIVIDE}
                                     // value determine the resultant output frequency for the CLKFX and
                                     // CLKFX180 outputs.
   .CLKIN PERIOD("10.0"),
                                     // This attribute specifies the source clock period which is used to
                                     // help the DCM adjust for the optimum {\tt CLKFX/CLKFX180} outputs and also
                                     // result in faster locking time.
   .STARTUP_WAIT("FALSE")
                                     // Delays configuration DONE signal until DCM LOCKED signal goes high.
DCM CLKGEN inst (
   .CLKFX(CLKFX),
                          // 1-bit Generated output clock.
   .CLKFX180(CLKFX180),
                          // 1-bit Generated output clock 180 degree out of phase from CLKFX.
   .CLKFXDV(CLKFXDV),
                          // 1-bit Divided output clock, Divide value derived from CLKFXDV_DIV attribute.
                          \ensuremath{//} There is no phase alignment between CLKFX and CLKFXDV.
                          // 1-bit Synchronous output from the DCM that provides the user with an indication
   .LOCKED(LOCKED),
                          // the DCM is ready for operation.
                          // 1-bit Active high output to indicate the successful re-programming of an M
   .PROGDONE (PROGDONE),
                          // and/or D value.
   .STATUS(STATUS),
                          // 2-bit Clock Status lines.
   .CLKIN(CLKIN),
                          // 1-bit The source clock (CLKIN) input pin provides the source clock to the DCM.
                          \ensuremath{//} In the case of Free-running oscillator mode, running clock needs to be
                           // connected until DCM is locked and DCM is frozen, then clock can be removed. In
                          // the other modes, a free running clock needs to be provided and remain.
   .FREEZEDCM(FREEZEDCM), // 1-bit Prevents tap adjustment drift in the event of a lost CLKIN input
   .PROGCLK (PROGCLK),
                          // 1-bit Clock input for M and/or D reconfiguration.
                          // 1-bit Serial data input to supply information for the reprogramming of M and/or
   .PROGDATA (PROGDATA),
                           // D values of the DCM. This input must be applied synchronous to the PROGCLK
                          // input.
   .PROGEN(PROGEN),
                          // 1-bit Active high enable input for the reprogramming of M/D values. This input
                          // must be applied synchronous to the PROGCLK input.
   .RST(RST)
                          // 1-bit Reset pin
// End of DCM_CLKGEN_inst instantiation
```

- See the Spartan-6 FPGA Clocking Resources User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



DCM_SP

Primitive: Digital Clock Manager



Introduction

This design element is a digital clock manager that provides multiple functions. It can implement a clock delay locked loop (DLL), a digital frequency synthesizer (DFS), and a digital phase shifter (DPS). DCM_SPs are useful for eliminating the clock delay coming on and off the chip, shifting the clock phase to improve data capture, deriving different frequency clocks, as well as other useful clocking functions.

Port Descriptions

Port	Туре	Width	Function
CLKDV	Output	1	Divided version of CLK0. Divide value is programmable.
CLKFB	Input	1	Feedback clock input to DCM. The feedback input is required unless the DFS is used stand-alone. The source of CLKFB must be CLK0 or CLK2X output from the DCM.
CLKFX	Output	1	Digital Frequency Synthesizer output (DFS).
CLKFX180	Output	1	180 degree shifted version of the CLKFX clock.
CLKIN	Input	1	Clock input for the DCM.
CLK0	Output	1	Same frequency as CLKIN, 0 degree phase shift.
CLK2X	Output	1	Two times CLKIN frequency clock, aligned with CLK0.
CLK2X180	Output	1	180 degree shifted version of the CLK2X clock.
CLK90	Output	1	Same frequency as CLKIN, 90 degree phase shift.
CLK180	Output	1	Same frequency as CLKIN, 180 degree phase shift.
CLK270	Output	1	Same frequency as CLKIN, 180 degree phase shift.
LOCKED	Output	1	Signal indicating when the DCM has LOCKed.
PSCLK	Input	1	Phase shift clock input. The PSCLK input pin provides the source clock for the DCM phase shift.



Port	Туре	Width	Function	
PSDONE	Output	1	Output signal that indicates variable phase shift is done.	
PSEN	Input	1	Variable Phase Shift enable signal, synchronous with PSCLK.	
PSINCDEC	Input	1	The phase shift increment/decrement (PSINCDEC) input signal must be synchronous with PSCLK. The PSINCDEC signal is used to increment or decrement the phase shift factor when PSEN is activated. The PSINCDEC is asserted High for increment and Low for decrement.	
RST	Input	1	The reset input pin (RST) resets the DCM circuitry. The RST signal is an active High asynchronous reset.	
STATUS[7:0]	Output	8	The status output bus provides DCM status.	
			STATUS[0] - Variable Phase Shift Overflow.	
			STATUS[1] - CLKIN Stopped.	
			STATUS[2] - CLKFX or CLKFX180 Stopped.	
			STATUS[7] - CLKFB stopped.	
			• STATUS[6:3] - Reserved.	

Design Entry Method

Instantiation	Yes
Inference	No
CORE Generator™ and wizards	Recommended
Macro support	No

Available Attributes

Attribute	Туре	Allowed_Values	Default	Description
CLKDV_DIVIDE	1 significant digit Float	2.0, 1.5, 2.5, 3.0, 3.5, 4.0, 4.5, 5.0, 5.5, 6.0, 6.5, 7.0, 7.5, 8.0, 9.0, 10.0, 11.0, 12.0, 13.0, 14.0, 15.0, 16.0	2.0	Specifies the extent to which the CLKDLL, CLKDLLE, CLKDLLHF, or DCM_SP clock divider (CLKDV output) is to be frequency divided.
CLK_FEEDBACK	String	"1X", "2X", "NONE"	"1X"	Defines the DCM feedbcak mode. 1X: CLK0 as feedback. 2X: CLK2X as feedback.
CLKFX_DIVIDE	Integer	1 to 32	1	Specifies the frequency divider value for the CLKFX output.
CLKFX_MULTIPLY	Integer	2 to 32	4	Specifies the frequency multiplier value for the CLKFX output.
CLKIN_DIVIDE_ BY_2	Boolean	FALSE, TRUE	FALSE	Enables CLKIN divide by two features.
CLKIN_PERIOD	String	0 bit String	"10.0"	Specifies the input period to the DCM_SP CLKIN input in ns.



Attribute	Туре	Allowed_Values	Default	Description
CLKOUT_PHASE_ SHIFT	String	"NONE", "FIXED", "VARIABLE"	"NONE"	This attribute specifies the phase shift mode. • NONE: No phase shift capability.
				 Any set value has no effect. FIXED: DCM outputs are a fixed phase shift from CLKIN. Value is specified by PHASE_SHIFT attribute.
				VARIABLE: Allows the DCM outputs to be shifted in a positive and negative range relative to CLKIN. Starting value is specified by PHASE_SHIFT.
DESKEW_ADJUST	String	"SYSTEM_ SYNCHRONOUS", "SOURCE_ SYNCHRONOUS"	"SYSTEM_ SYNCHRONOUS"	Sets configuration bits affecting the clock delay alignment between the DCM_SP output clocks and an FPGA clock input pin.
DLL_FREQUENCY_ Mode	String	"LOW", "HIGH"	"LOW"	AUTO mode allows DLL to do automatic frequency search to decide whether DLL will operate in Low or High mode. This is a legacy attribute where the High and Low value has no affect, it is always in auto mode.
DSS_MODE	String	"NONE", "SPREAD_2",	"NONE"	Specifies a frequency spread for output clocks.
		"SPREAD_4", "SPREAD_6", "SPREAD_8"		NONE - The default, specifies no spread factors. The digital spread spectrum function is disabled.
				SPREAD_2 - Creates a new clock period that is +/- 50 ps of the current clock period
				• SPREAD_4 - Creates a new clock period that is +/- 100 ps of the current clock period.
				SPREAD_6 - Creates a new clock period that is +/- 150 ps of the current clock period.
				SPREAD_8 - Creates a new clock period that is +/- 200 ps of the current clock period.
				The spreading is cumulative as the SPREAD_# is increased. For example, SPREAD_2 creates two additional clock frequencies at +/-50 ps relative to the input clock frequency; SPREAD_4 does the same as SPREAD_2, plus it creates two additional clock frequencies at +/-100 ps.
DUTY_CYCLE_ CORRECTION	Boolean	TRUE, FALSE	TRUE	Corrects the duty cycle of the CLK0, CLK90, CLK180, and CLK270 outputs.
PHASE_SHIFT	Integer	-255 to 255	0	Defines the amount of fixed phase shift from -255 to 255.
STARTUP_WAIT	Boolean	FALSE, TRUE	FALSE	Delays configuration DONE until DCM LOCK.



VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.

```
Library UNISIM;
use UNISIM.vcomponents.all;
-- DCM_SP: Digital Clock Manager
           Spartan-6
-- Xilinx HDL Libraries Guide, version 11.2
DCM_SP_inst : DCM_SP
generic map (
   CLKDV_DIVIDE => 2.0,
                                             -- Specifies the extent to which the CLKDLL, CLKDLLE, CLKDLLHF, or
                                             -- DCM_SP clock divider (CLKDV output) is to be frequency divided.
   CLKFX DIVIDE => 1.
                                            -- Specifies the frequency divider value for the CLKFX output.
   CLKFX_MULTIPLY => 4,
                                            -- Specifies the frequency multiplier value for the CLKFX output.
                                            -- Enables CLKIN divide by two features.
   CLKIN_DIVIDE_BY_2 => FALSE,
   CLKIN PERIOD => "10.0",
                                            -- Specifies the input period to the DCM_SP CLKIN input in ns.
   CLKOUT_PHASE_SHIFT => "NONE",
                                            -- This attribute specifies the phase shift mode. NONE = No phase
                                             -- shift capability. Any set value has no effect. FIXED = DCM
                                             -- outputs are a fixed phase shift from CLKIN. Value is specified
                                             -- by PHASE_SHIFT attribute. VARIABLE = Allows the DCM outputs to
                                             -- be shifted in a positive and negative range relative to CLKIN.
                                             -- Starting value is specified by PHASE_SHIFT.
   CLK_FEEDBACK => "1X",
                                             -- Defines the DCM feedbcak mode. 1X: CLKO as feedback 2X: CLK2X
                                             -- as feedback.
   DESKEW_ADJUST => "SYSTEM_SYNCHRONOUS", -- Sets configuration bits affecting the clock delay alignment
                                             -- between the DCM_SP output clocks and an FPGA clock input pin.
   DLL_FREQUENCY_MODE => "LOW",
                                            -- AUTO mode allows DLL to do automatic frequency search to decide
                                             -- whether DLL will operate in LOW or HIGH mode. This is a legacy
                                            \mbox{--} attribute where the high and low value has no affect, it is
                                             -- always in auto mode.
   DSS_MODE => "NONE",
   DUTY_CYCLE_CORRECTION => TRUE,
                                            -- Corrects the duty cycle of the CLK0, CLK90, CLK180, and CLK270
                                            -- outputs.
   PHASE_SHIFT => 0,
                                            -- Defines the amount of fixed phase shift from -255 to 255
   STARTUP_WAIT => FALSE
                                             -- Delays configuration DONE until DCM LOCK.
port map (
   CLK0 => CLK0.
                          -- 1-bit Same frequency as CLKIN, 0 degree phase shift.
   CLK180 => CLK180, -- 1-bit Same frequency as CLKIN, 0 degree phase shift.

CLK180 => CLK180, -- 1-bit Same frequency as CLKIN, 180 degree phase shift.

CLK270 => CLK270, -- 1-bit Same frequency as CLKIN, 180 degree phase shift.
                          -- 1-bit Two times CLKIN frequency clock, aligned with CLKO.
   CLK2X => CLK2X.
   CLK2X180 => CLK2X180, -- 1-bit 180 degree shifted version of the CLK2X clock.
   CLK90 => CLK90, -- 1-bit Same frequency as CLKIN, 90 degree phase shift.
   CLKDV => CLKDV,
                        -- 1-bit Divided version of CLKO. Divide value is programmable.
-- 1-bit Digital Frequency Synthesizer output (DFS).
   CLKFX => CLKFX,
   CLKFX180 => CLKFX180, -- 1-bit 180 degree shifted version of the CLKFX clock.
   {\tt LOCKED} \; => \; {\tt LOCKED}, \qquad \; -- \; 1 \text{-bit Signal indicating when the DCM has LOCKed.}
                          -- 1-bit Output signal that indicates variable phase shift is done.
   PSDONE => PSDONE,
   STATUS => STATUS,
                         -- 8-bit DCM Status Bits
   CLKFB => CLKFB,
                          -- 1-bit Feedback clock input to DCM. The feedback input is required unless the DFS
                          -- is used stand-alone. The source of CLKFB must be CLK0 or CLK2X output from the
                           -- DCM.
   CLKIN => CLKIN,
                          -- 1-bit Clock input for the DCM.
   DSSEN => DSSEN,
   PSCLK => PSCLK,
                          -- 1-bit Phase shift clock input. The PSCLK input pin provides the source clock for
                          -- the DCM phase shift.
   PSEN => PSEN,
                           -- 1-bit Variable Phase Shift enable signal, synchronous with PSCLK.
   PSINCDEC => PSINCDEC, -- 1-bit The phase shift increment/decrement (PSINCDEC) input signal must be
                           -- synchronous with PSCLK. The PSINCDEC signal is used to increment or decrement
                          -- the phase shift factor when PSEN is activated. The PSINCDEC is asserted HIGH for
                           \operatorname{--} increment and LOW for decrement.
   RST => RST
                           -- 1-bit The reset input pin (RST) resets the DCM circuitry. The RST signal is an
                          -- active HIGH asynchronous reset.
-- End of DCM_SP_inst instantiation
```



Verilog Instantiation Template


```
// DCM_SP: Digital Clock Manager Circuit
           Spartan-3E/3A, Spartan-6
// Xilinx HDL Libraries Guide, version 11.2
DCM_SP #(
   .CLKDV_DIVIDE(2.0), // Divide by: 1.5,2.0,2.5,3.0,3.5,4.0,4.5,5.0,5.5,6.0,6.5
                       // 7.0, 7.5, 8.0, 9.0, 10.0, 11.0, 12.0, 13.0, 14.0, 15.0 or 16.0
                      // Can be any integer from 1 to 32
   .CLKFX_MULTIPLY(4), // Can be any integer from 2 to 32
   .CLKIN_DIVIDE_BY_2("FALSE"), // TRUE/FALSE to enable CLKIN divide by two feature
   .CLKIN_PERIOD(0.0), // Specify period of input clock
   .CLKOUT_PHASE_SHIFT("NONE"), // Specify phase shift of NONE, FIXED or VARIABLE
   .CLK_FEEDBACk("1X"), // Specify clock feedback of NONE, 1X or 2X \,
   .DESKEW_ADJUST("SYSTEM_SYNCHRONOUS"), // SOURCE_SYNCHRONOUS, SYSTEM_SYNCHRONOUS or
                                         //
                                              an integer from 0 to 15
   .DLL_FREQUENCY_MODE("LOW"), // HIGH or LOW frequency mode for DLL
   .DUTY_CYCLE_CORRECTION("TRUE"), // Duty cycle correction, TRUE or FALSE
   .PHASE_SHIFT(0), // Amount of fixed phase shift from -255 to 255
   .STARTUP_WAIT("FALSE") // Delay configuration DONE until DCM LOCK, TRUE/FALSE
) DCM_SP_inst (
   .CLK0(CLK0),
                    // 0 degree DCM CLK output
   .CLK180(CLK180), // 180 degree DCM CLK output .CLK270(CLK270), // 270 degree DCM CLK output
   .CLK2X(CLK2X), // 2X DCM CLK output
   .CLK2X180(CLK2X180), // 2X, 180 degree DCM CLK out
   .CLK90(CLK90), // 90 degree DCM CLK output
                   // Divided DCM CLK out (CLKDV_DIVIDE)
   .CLKDV(CLKDV),
   .CLKFX(CLKFX).
                    // DCM CLK synthesis out (M/D)
   .CLKFX180(CLKFX180), // 180 degree CLK synthesis out
   .LOCKED(LOCKED), // DCM LOCK status output
   .PSDONE(PSDONE), // Dynamic phase adjust done output
   .STATUS(STATUS), // 8-bit DCM status bits output
   .CLKFB(CLKFB), // DCM clock feedback
                   // Clock input (from IBUFG, BUFG or DCM)
   .CLKIN(CLKIN),
                  // Dynamic phase adjust clock input
   .PSCLK(PSCLK),
   .PSEN(PSEN),
                    // Dynamic phase adjust enable input
   .PSINCDEC(PSINCDEC), // Dynamic phase adjust increment/decrement
                    // DCM asynchronous reset input
   .RST(RST)
// End of DCM_SP_inst instantiation
```

- See the Spartan-6 FPGA Clocking Resources User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



DNA_PORT

Primitive: Device DNA Data Access Port



Introduction

The DNA_PORT allows access to a dedicated shift register that can be loaded with the Device DNA data bits (unique ID) for a given device. In addition to shifting out the DNA data bits, this component allows for the inclusion of supplemental data bits for additional data, or allows for the DNA data to rollover (repeat DNA data after initial data has been shifted out). This component is primarily used in conjunction with other circuitry to build added copy protection for the FPGA bitstream from possible theft.

Port Descriptions

Port	Туре	Width	Function
CLK	Input	1	Input clock to the shift register.
DIN	Input	1	User data input to the shift register.
DOUT	Output	1	Serial-shifted output register.
READ	Input	1	Synchronous load of the shift register.
SHIFT	Input	1	Active High shift enabled input.

Design Entry Method

Instantiation	Yes	
Inference	Recommended	
CORE Generator™ and wizards	No	
Macro support	No	

Connect all inputs and outputs to the design to ensure proper operation.

To access the Device DNA data, you must first load the shift register by setting the active high READ signal for one clock cycle. After the shift register is loaded, the data can be synchronously shifted out by enabling the active high SHIFT input and capturing the data out the DOUT output port. Additional data can be appended to the end of the 57-bit shift register by connecting the appropriate logic to the DIN port. If DNA data rollover is desired, connect the DOUT port directly to the DIN port to allow for the same data to be shifted out after completing the 57-bit shift operation. If no additional data is necessary, the DIN port can be tied to a logic zero. The attribute SIM_DNA_VALUE can be optionally set to allow for simulation of a possible DNA data sequence. By default, the Device DNA data bits are all zeros in the simulation model.



Available Attributes


Attribute	Туре	Allowed Values	Default	Description
SIM_DNA_VALUE	Hexa- decimal	57'h00000000 0000000 to 57'h1ffffffffffff	57'h00000000 0000000	Specifies a DNA value for simulation purposes (the actual value is particular to the specific device used).

- See the Spartan-6 FPGA Configuration User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.
- See the Spartan-6 FPGA User Documentation (User Guides and Data Sheets).



DSP48A1

Primitive: Multi-Functional, Cascadable, 48-bit Output, Arithmetic Block



Introduction

This element is a versatile, scalable, hard IP block that allows for the creation of compact, high-speed, arithmetic-intensive operations, such as those seen for many DSP algorithms. The block consists of a configurable, 18-bit, pre-add/sub, followed by an 18x18 signed multiplier, followed by a 48-bit post-add/sub/accum. Several configurable pipeline registers exist within the block, allowing for higher clock speeds with the trade-off of added latency. Opmode pins allow the block operation to change from one clock-cycle to the next, thus allowing a single block to serve several arithmetic functions within a design. Furthermore, multiple DSP48A1 blocks can be cascaded to efficiently form larger multiplication and addition functions.



Port Descriptions

Port	Direction	Width	Function	
	•	•	Data Ports	
A	Input	18	18-bit data input to multiplier or post add/sub depending on the value of OPMODE[1:0].	
В	Input	18	18-bit data input to multiplier, pre-add/sub and, perhaps, a post-add/sub depending on the value of OPMODE[3:0].	
С	Input	48	48-bit data input to post-add/sub.	
D	Input	18	18-bit data input to pre-add/sub.	
CARRYIN	Input	1	External carry input to the post-add/sub. Connect only to the CARRYOUT pin of another DSP48A1 block.	
P	Output	48	Primary data output.	
CARRYOUTF	Output	1	Carry out signal for post-add/sub that can be routed into the fabric.	
CARRYOUT	Output	1	Carry out signal for post-add/sub. Connect only to the CARRYIN pin of another DSP48A1.	
			Control Inputs	
CLK	Input	1	DSP48A1 clock	
OPMODE	Input	8	Control input to select the arithmetic operations of the DSP48A1.	
		Res	et/Clock Enable Inputs	
RSTA	Input	1	Active high reset for the A port registers (A0REG=1 or A1REG=1). Tie to logic zero if not used. This reset is configurable to be synchronous or asynchronous, depending on the value of the RSTTYPE attribute.	
RSTB	Input	1	Active high reset for the B port registers (B0REG=1 or B1REG=1). Tie to logic zero if not used. This reset is configurable to be synchronous or asynchronous, depending on the value of the RSTTYPE attribute.	
RSTC	Input	1	Active high reset for the C port registers (CREG=1). Tie to logic zero if not used. This reset is configurable to be synchronous or asynchronous depending on the value of the RSTTYPE attribute.	
RSTD	Input	1	Active high reset for the D port registers (DREG=1). Tie to logic zero if not used. This reset is configurable to be synchronous or asynchronous depending on the value of the RSTTYPE attribute.	
RSTM	Input	1	Active high reset for the multiplier registers (MREG=1). Tie to log zero if not used. This reset is configurable to be synchronous or asynchronous depending on the value of the RSTTYPE attribute.	
RSTP	Input	1	Active high, reset for the P output registers (PREG=1). Tie to logic zero if not used. This reset is configurable to be synchronous or asynchronous depending on the value of the RSTTYPE attribute.	
RSTCARRYIN	Input	1	Active high reset for the carry-in register (CARRYINREG =1). Tie t logic zero if not used. This reset is configurable to be synchronous or asynchronous depending on the value of the RSTTYPE attribute	
RSTOPMODE	Input	1	Active high reset for the OPMODE registers (OPMODEREG=1). Tie to logic zero if not used. This reset is configurable to be synchronous or asynchronous depending on the value of the RSTTYPE attribute.	
CEA	Input	1	Active high clock enable for the A port registers (A0REG=1 or A1REG=1). Tie to logic one if not used and A0REG=1 or A1REG=1. Tie to logic zero if A0REG=0 and A1REG=0.	



Port	Direction	Width	Function	
СЕВ	Input	1	Active high clock enable for the B port registers (B0REG=1 or B1REG=1). Tie to logic one if not used and B0REG=1 or B1REG=1. Tie to logic zero if B0REG=0 and B1REG=0.	
CEC	Input	1	Active high clock enable for the C port registers (CREG=1). Tie to logic one if not used and CREG=1. Tie to logic zero if CREG=0.	
CED	Input	1	Active high clock enable for the D port registers (DREG=1). Tie to logic one if not used and DREG=1. Tie to logic zero if DREG=0.	
СЕМ	Input	1	Active high clock enable for the multiplier registers (MREG=1). Tie to logic one if not used and MREG=1. Tie to logic zero if MREG=0.	
СЕР	Input	1	Active high, clock enable for the output port registers (PREG=1). Tie to logic one if not used and PREG=1. Tie to logic zero if PREG=0.	
CECARRYIN	Input	1	Active high, clock enable for the carry-in registers (CARRYINREG=1). Tie to logic one if not used and CARRYINREG=1. Tie to a logic zero if CARRINREG=0.	
CEOPMODE	Input	1	Active high clock enable for the OPMODE input registers (OPMODEREG=1). Tie to logic one if not used and OPMODEREG=1. Tie to logic zero if OPMODEREG=0.	
Cascade Ports		•	•	
PCIN	Input	48	Cascade input for Port P. If used, connect to PCOUT of upstream cascaded DSP48A1. If not used, tie port to all zeros.	
PCOUT	Output	48	Cascade output for Port P. If used, connect to PCIN of downstream cascaded DSP48A1. If not used, leave unconnected.	
BCOUT	Output	18	Cascade output for Port B. If used, connect to the B port of downstream cascaded DSP48A1. If not used, leave unconnected.	

Design Entry Method

Instantiation	Yes	
Inference	Recommended	
CORE Generator™ and wizards	No	
Macro support	No	

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
A0REG	Integer	0, 1	0	Selects whether to register the first stage A input to the DSP48A1.
A1REG	Integer	1, 0	1	Selects whether to register the second stage A input to the DSP48A1.
B0REG	Integer	0, 1	0	Selects whether to register the first stage B input to the DSP48A1.
B1REG	Integer	1, 0	1	Selects whether to register the second stage B input to the DSP48A1.
CARRYINREG	Integer	1, 0	1	Selects usage of CARRYOUT output pipeline registers. Set to 1 to use the CARRYOUT pipeline registers. The registered outputs will include CARRYOUT and CARRYOUTF.



Attribute	Туре	Allowed Values	Default	Description
CARRYINSEL	String	"CARRYIN", "OPMODE5"	"OPMODE5"	Selects whether the post add/sub carry-in signal should be sourced from the CARRYIN pin (connected to the CARRYOUT of another DSP48A1) or dynamically controlled from the FPGA fabric by the OPMODE[5] input.
CARRYOUTREG	Integer	1, 0	1	Output pipeline register. Enable=1/disable=0
CREG	Integer	1, 0	1	Selects whether to register the C input to the DSP48A1.
DREG	Integer	1, 0	1	Selects usage of D pre-adder input pipeline registers. Set to 1 to use the D pipeline registers.
MREG	Integer	1, 0	1	Selects whether to register the multiplier stage of the DSP48A1. Enable=1/disable=0.
OPMODEREG	Integer	1, 0	1	Selects usage of OPMODE input pipeline registers. Set to 1 to use the OPMODE pipeline registers.
PREG	Integer	1, 0	1	Selects whether to register the C input to the DSP48A1.
RSTTYPE	String	"SYNC", "ASYNC"	"SYNC"	Selects whether all resets for the DSP48A1 should have a synchronous or asynchronous reset capability. Due to improved timing and circuit stability, it is recommended to always have this set to 'SYNC' unless an asynchronous reset is absolutely necessary.

```
-- DSP48Al: Multi-Functional, Cascadable, 48-bit Output, Arithmetic Block
           Spartan-6
-- Xilinx HDL Libraries Guide, version 11.2
DSP48A1_inst : DSP48A1
generic map (
  AOREG => 0,
                          -- Enable=1/disable=0 first stage A input pipeline register
  A1REG => 1,
                          -- Enable=1/disable=0 second stage A input pipeline register
                           -- Enable=1/disable=0 first stage B input pipeline register
  BOREG => 0,
                          -- Enable=1/disable=0 second stage B input pipeline register
  B1REG => 1,
  CARRYINREG => 1,
                           -- Enable=1/disable=0 CARRYIN input pipeline register
  CARRYINSEL => "OPMODE5", -- Specify carry-in source, "CARRYIN" or "OPMODE5"
  CARRYOUTREG => 1,
                           -- Enable=1/disable=0 CARRYOUT output pipeline register
  CREG => 1,
                          -- Enable=1/disable=0 C input pipeline register
  DREG \Rightarrow 1,
                           -- Enable=1/disable=0 D pre-adder input pipeline register
                          -- Enable=1/disable=0 M pipeline register
  MREG => 1,
                       -- Enable=1/disable=0 OPMODE input pipeline registers
  OPMODEREG => 1,
  PREG => 1,
                           -- Enable=1/disable=0 P output pipeline register
  RSTTYPE => "SYNC"
                           -- Specify reset type, "SYNC" or "ASYNC"
port map (
  -- Cascade Ports: 18-bit (each) Cascade Ports
  BCOUT => BCOUT,
                            -- 18-bit B port cascade output
                            -- 48-bit cascade output
  PCOUT => PCOUT,
  -- Data Ports: 1-bit (each) Data Ports
  CARRYOUT => CARRYOUT, -- 1-bit carry output
  CARRYOUTF => CARRYOUTF,
                            -- 1-bit fabric carry output
                            -- 36-bit fabric multiplier data output
  M => M,
  P => P,
                            -- 48-bit output
   -- Cascade Ports: 48-bit (each) Cascade Ports
  PCIN => PCIN,
                            -- 48-bit P cascade input
   -- Control Inputs: 1-bit (each) Control Inputs
  CLK => CLK, -- 1-bit Clock input
OPMODE => OPMODE, -- 8-bit operation mode input
  -- Data Ports: 18-bit (each) Data Ports
                             -- 18-bit A data input
```



```
B => B,
                           -- 18-bit B data input (can be connected to fabric or BCOUT of adjacent DSP48A1)
C \Rightarrow C
                           -- 48-bit C data input
CARRYIN => CARRYIN,
                           -- 1-bit carry input signal
D => D,
                           -- 18-bit B pre-adder data input
-- Reset/Clock Enable Inputs: 1-bit (each) Reset/Clock Enable Inputs
CEA => CEA,
                        -- 1-bit active high clock enable input for A input registers
CEB => CEB,
                           -- 1-bit active high clock enable input for B input registers
CEC => CEC,
                          -- 1-bit active high clock enable input for C input registers
CECARRYIN => CECARRYIN, -- 1-bit active high clock enable input for CARRYIN registers
CED => CED,
                           -- 1-bit active high clock enable input for D input registers
CEM => CEM,
                          -- 1-bit active high clock enable input for multiplier registers
CEOPMODE => CEOPMODE, -- 1-bit active high clock enable input for OPMODE registers
CEP => CEP,
                           -- 1-bit active high clock enable input for P output registers
                          -- 1-bit reset input for A input pipeline registers
RSTA => RSTA,
RSTB => RSTB,
                           -- 1-bit reset input for B input pipeline registers
RSTC => RSTC, -- 1-bit reset input for C input pipeline registers
RSTCARRYIN => RSTCARRYIN, -- 1-bit reset input for CARRYIN input pipeline registers
RSTD => RSTD,
                           -- 1-bit reset input for D input pipeline registers
                           -- 1-bit reset input for M pipeline registers
RSTM => RSTM,
RSTOPMODE => RSTOPMODE, -- 1-bit reset input for OPMODE input pipeline registers
RSTP => RSTP
                           -- 1-bit reset input for P pipeline registers
```

-- End of DSP48Al_inst instantiation



Verilog Instantiation Template


```
// DSP48A1: Multi-Functional, Cascadable, 48-bit Output, Arithmetic Block
// Xilinx HDL Language Template, version 11.1
DSP48A1 #(
                           // Enable=1/disable=0 first stage A input pipeline register
   .AOREG(0),
                           // Enable=1/disable=0 second stage A input pipeline register
   .A1REG(1),
   .BOREG(0),
                           // Enable=1/disable=0 first stage B input pipeline register
                           // Enable=1/disable=0 second stage B input pipeline register
   .B1REG(1),
   .CARRYINREG(1),
                           // Enable=1/disable=0 CARRYIN input pipeline register
   .CARRYINSEL("OPMODE5"), // Specify carry-in source, "CARRYIN" or "OPMODE5"
   .CARRYOUTREG(1), // Enable=1/disable=0 CARRYOUT output pipeline register
                           // Enable=1/disable=0 C input pipeline register
   .CREG(1),
   .DREG(1),
                           // Enable=1/disable=0 D pre-adder input pipeline register
   .MREG(1),
                          // Enable=1/disable=0 M pipeline register
                          // Enable=1/disable=0 OPMODE input pipeline registers
   .OPMODEREG(1),
                           // Enable=1/disable=0 P output pipeline register
   .PREG(1),
   .RSTTYPE("SYNC")
                          // Specify reset type, "SYNC" or "ASYNC"
DSP48A1_inst (
  // Cascade Ports: 18-bit (each) Cascade Ports
   .BCOUT(BCOUT), // 18-bit B port cascade output .PCOUT(PCOUT), // 48-bit cascade output
   // Data Ports: 1-bit (each) Data Ports
   .CARRYOUT(CARRYOUT), // 1-bit carry output
.CARRYOUTF(CARRYOUTF), // 1-bit fabric carry output
                            // 36-bit fabric multiplier data output
                            // 48-bit output
   .P(P).
   // Cascade Ports: 48-bit (each) Cascade Ports
   .PCIN(PCIN), // 48-bit P cascade input
   // Control Inputs: 1-bit (each) Control Inputs
                   // 1-bit Clock input
   .CLK(CLK),
   .OPMODE(OPMODE),
                            // 8-bit operation mode input
   // Data Ports: 18-bit (each) Data Ports
   .A(A),
                            // 18-bit A data input
   .B(B),
                            // 18-bit B data input (can be connected to fabric or BCOUT of adjacent DSP48A1)
                            // 48-bit C data input
   .C(C),
                            // 1-bit carry input signal
   .CARRYIN(CARRYIN),
                            // 18-bit B pre-adder data input
   // Reset/Clock Enable Inputs: 1-bit (each) Reset/Clock Enable Inputs
   .CEA(CEA),
                            // 1-bit active high clock enable input for A input registers
   .CEB(CEB),
                            // 1-bit active high clock enable input for B input registers
   .CEC(CEC), // 1-bit active high clock enable input for C input registers .CECARRYIN(CECARRYIN), // 1-bit active high clock enable input for CARRYIN registers
   .CED(CED),
                            // 1-bit active high clock enable input for D input registers
                            // 1-bit active high clock enable input for multiplier registers
   .CEM(CEM),
   .CEOPMODE(CEOPMODE), // 1-bit active high clock enable input for OPMODE registers
   .CEP(CEP),
                           // 1-bit active high clock enable input for P output registers
                            // 1-bit reset input for A input pipeline registers
   .RSTA(RSTA),
                           // 1-bit reset input for B input pipeline registers
   .RSTB(RSTB),
   .RSTC(RSTC),
                            // 1-bit reset input for C input pipeline registers
   .RSTCARRYIN(RSTCARRYIN), // 1-bit reset input for CARRYIN input pipeline registers
                            // 1-bit reset input for D input pipeline registers
   .RSTD(RSTD),
   .RSTM(RSTM),
                            // 1-bit reset input for M pipeline registers
                            // 1-bit reset input for OPMODE input pipeline registers
   .RSTOPMODE(RSTOPMODE),
                            // 1-bit reset input for P pipeline registers
   .RSTP(RSTP)
// End of DSP48A1_inst instantiation
```

- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.
- See the Spartan-6 FPGA DSP48A1 Slice User Guide.



FDCE

Primitive: D Flip-Flop with Clock Enable and Asynchronous Clear



Introduction

This design element is a single D-type flip-flop with clock enable and asynchronous clear. When clock enable (CE) is High and asynchronous clear (CLR) is Low, the data on the data input (D) of this design element is transferred to the corresponding data output (Q) during the Low-to-High clock (C) transition. When CLR is High, it overrides all other inputs and resets the data output (Q) Low. When CE is Low, clock transitions are ignored.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP_architecture symbol.

Logic Table

Inputs	Outputs			
CLR	CE	D	С	Q
1	Χ	Χ	Χ	0
0	0	Χ	X	No Change
0	1	D	\uparrow	D

Design Entry Method

Instantiation	Yes
Inference	Recommended
CORE Generator™ and wizards	No
Macro support	No

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
INIT	Binary	0	0	Sets the initial value of Q output after configuration.
				For Spartan®-6 devices, the INIT value should always match the polarity of the set or reset. In the case of FDCE, the INIT should be 0. If set to 1, an asynchronous circuit must be created to exhibit this behavior, which Xilinx does not recommend.



Unless they already exist, copy the following two statements and paste them before the entity declaration.

```
Library UNISIM;
use UNISIM.vcomponents.all;
-- FDCE: Single Data Rate D Flip-Flop with Asynchronous Clear and
        Clock Enable (posedge clk). All families.
-- Xilinx HDL Libraries Guide, version 11.2
FDCE_inst : FDCE
generic map (
  INIT => '0') -- Initial value of register ('0' or '1')
port map (
  Q \Rightarrow Q
                -- Data output
  C => C, -- Clock input
CE => CE, -- Clock enable input
  CLR => CLR, -- Asynchronous clear input
  D => D
                -- Data input
);
-- End of FDCE_inst instantiation
```

Verilog Instantiation Template


```
// FDCE: Single Data Rate D Flip-Flop with Asynchronous Clear and
        Clock Enable (posedge clk).
        All families.
// Xilinx HDL Libraries Guide, version 11.2
FDCE #(
   .INIT(1'b0) // Initial value of register (1'b0 or 1'b1)
) FDCE_inst (
              // Data output
   .Q(Q),
   .C(C),
              // Clock input
   .CE(CE),
             // Clock enable input
   .CLR(CLR), // Asynchronous clear input
   .D(D)
              // Data input
// End of FDCE_inst instantiation
```

- See the Spartan-6 FPGA Configurable Logic Block User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



FDPE

Primitive: D Flip-Flop with Clock Enable and Asynchronous Preset



Introduction

This design element is a single D-type flip-flop with data (D), clock enable (CE), and asynchronous preset (PRE) inputs and data output (Q). The asynchronous PRE, when High, overrides all other inputs and sets the (Q) output High. Data on the (D) input is loaded into the flip-flop when PRE is Low and CE is High on the Low-to-High clock (C) transition. When CE is Low, the clock transitions are ignored.

For FPGA devices, this flip-flop is asynchronously preset, output High, when power is applied. Power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP_architecture symbol.

Logic Table

Inputs	Outputs			
PRE	CE	D	С	Q
1	Χ	Χ	Χ	1
0	0	Χ	Χ	No Change
0	1	D	\uparrow	D

Design Entry Method

This design element is only for use in schematics.

Available Attributes


Attribute	Туре	Allowed Values	Default	Description
INIT	Binary	1	1	Sets the initial value of Q output after configuration.
				For Spartan®-6 devices the INIT value should always match the polarity of the set or reset. In the case of FDPE, the init should be 1. If set to 0, an asynchronous circuit must be created to exhibit this behavior, which Xilinx does not recommend.

- See the Spartan-6 FPGA Configurable Logic Block User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



FDRE

Primitive: D Flip-Flop with Clock Enable and Synchronous Reset



Introduction

This design element is a single D-type flip-flop with data (D), clock enable (CE), and synchronous reset (R) inputs and data output (Q). The synchronous reset (R) input, when High, overrides all other inputs and resets the (Q) output Low on the Low-to-High clock (C) transition. The data on the (D) input is loaded into the flip-flop when R is Low and CE is High during the Low-to-High clock transition.

This flip-flop is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP_architecture symbol.

Logic Table

Inputs		Outputs		
R	CE	D	С	Q
1	Х	Х	\uparrow	0
0	0	Х	Х	No Change
0	1	D	\uparrow	D

Design Entry Method

This design element is only for use in schematics.

Available Attributes


Attribute	Туре	Allowed Values	Default	Description
INIT	Binary	0	0	Sets the initial value of Q output after configuration.
				For Spartan®-6 the INIT value should always match the polarity of the set or reset. In the case of FDRE, the INIT should be 0. If set to 1, extra logic is inserted.

- See the Spartan-6 FPGA Configurable Logic Block User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



FDSE

Primitive: D Flip-Flop with Clock Enable and Synchronous Set



Introduction

FDSE is a single D-type flip-flop with data (D), clock enable (CE), and synchronous set (S) inputs and data output (Q). The synchronous set (S) input, when High, overrides the clock enable (CE) input and sets the Q output High during the Low-to-High clock (C) transition. The data on the D input is loaded into the flip-flop when S is Low and CE is High during the Low-to-High clock (C) transition.

For FPGA devices, this flip-flop is asynchronously preset, output High, when power is applied. Power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP_architecture symbol.

Logic Table

Inputs	Outputs			
S	CE	D	С	Q
1	X	X	\uparrow	1
0	0	X	X	No Change
0	1	D	\uparrow	D

Design Entry Method

This design element is only for use in schematics.

Available Attributes


Attribute	Туре	Allowed Values	Default	Description
INIT	Binary	1	1	Sets the initial value of Q output after configuration.
				For Spartan®-6 devices the INIT value should always match the polarity of the set or reset. In the case of FDSE, the init should be 1. If set to 0, extra logic is inserted.

- See the Spartan-6 FPGA Configurable Logic Block User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



GTPA1_DUAL

Primitive: Dual Gigabit Transceiver



Introduction

This design element represents the Spartan®-6 FPGA RocketIO $^{\text{TM}}$ GTP transceiver, a power-efficient and highly configurable transceiver. Refer to Spartan-6 FPGA RocketIO GTP Transceiver User Guide for detailed information regarding this component. The Spartan-6 FPGA RocketIO GTX Transceiver Wizard is the preferred tool to generate a wrapper to instantiate a GTPA1_DUAL primitive. The Wizard can be found in the Xilinx® CORE Generator $^{\text{TM}}$ tool.



Design Entry Method

To instantiate this component, use the Spartan-6 FPGA RocketIO GTX Transceiver Wizard or an associated core containing the component. Xilinx does not recommend direct instantiation of this component.

- See the Spartan-6 FPGA RocketIO GTP Transceivers User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



IBUF

Primitive: Input Buffer



Introduction

This design element is automatically inserted (inferred) by the synthesis tool to any signal directly connected to a top-level input or in-out port of the design. You should generally let the synthesis tool infer this buffer. However, it can be instantiated into the design if required. In order to do so, connect the input port (I) directly to the associated top-level input or in-out port, and connect the output port (O) to the logic sourced by that port. Modify any necessary generic maps (VHDL) or named parameter value assignment (Verilog) in order to change the default behavior of the component.

Port Descriptions

Port	Direction	Width	Function
О	Output	1	Buffer output
I	Input	1	Buffer input

Design Entry Method

Instantiation	Yes
Inference	Recommended
CORE Generator™ and wizards	No
Macro support	No

In general, this element is inferred by the synthesis tool for any specified top-level input port to the design. It is generally not necessary to specify them in the source code. However, if desired, they be manually instantiated by either copying the instantiation code from the appropriate Libraries Guide HDL template and pasting it into the top-level entity/module of your code. It is recommended to always put all I/O components on the top-level of the design to help facilitate hierarchical design methods. Connect the I port directly to the top-level input port of the design and the O port to the logic in which this input is to source. Specify the desired generic/defparam values in order to configure the proper behavior of the buffer.

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
IOSTANDARD	String	See Data Sheet.	"DEFAULT"	Assigns an I/O standard to the element.



Unless they already exist, copy the following two statements and paste them before the entity declaration.

```
Library UNISIM;
use UNISIM.vcomponents.all;
-- IBUF: Single-ended Input Buffer
        All devices
-- Xilinx HDL Libraries Guide, version 11.2
IBUF_inst : IBUF
generic map (
   IBUF_DELAY_VALUE => "0", -- Specify the amount of added input delay for buffer,
                              -- "0"-"12" (Spartan-3E)
                              -- "0"-"16" (Spartan-3A)
   IFD_DELAY_VALUE => "AUTO", -- Specify the amount of added delay for input register,
                               -- "AUTO", "0"-"6" (Spartan-3E)
-- "AUTO", "0"-"8" (Spartan-3A)
   IOSTANDARD => "DEFAULT")
port map (
               -- Buffer output
   0 => 0,
   I => I
               -- Buffer input (connect directly to top-level port)
-- End of IBUF_inst instantiation
```

Verilog Instantiation Template

```
// IBUF: Single-ended Input Buffer
        All devices
// Xilinx HDL Libraries Guide, version 11.2
   .IBUF_DELAY_VALUE("0"),
                            // Specify the amount of added input delay for
                                 //
                            //
   .IFD_DELAY_VALUE("AUTO"), // Specify the amount of added delay for input
                            // register: "AUTO", "0"-"6" (Spartan-3E)
// "AUTO", "0"-"8" (Spartan-3A)
   .IOSTANDARD("DEFAULT")
                            // Specify the input I/O standard
)IBUF_inst (
  .0(0),
              // Buffer output
             // Buffer input (connect directly to top-level port)
   .I(I)
// End of IBUF_inst instantiation
```

- See the Spartan-6 FPGA SelectIO Resources User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



IBUFDS

Primitive: Differential Signaling Input Buffer

IBUFDS

IBO

N10662

Introduction

This design element is an input buffer that supports low-voltage, differential signaling. In IBUFDS, a design level interface signal is represented as two distinct ports (I and IB), one deemed the "master" and the other the "slave." The master and the slave are opposite phases of the same logical signal (for example, MYNET_P and MYNET_N). Optionally, a programmable differential termination feature is available to help improve signal integrity and reduce external components.

Logic Table

Inputs	Outputs	
1	IB	0
0	0	No Change
0	1	0
1	0	1
1	1	No Change

Port Descriptions

Port	Туре	Width	Function
Ι	Input	1	Diff_p Buffer Input
IB	Input	1	Diff_n Buffer Input
0	Output	1	Buffer Output

Design Entry Method

Instantiation	Recommended
Inference	No
CORE Generator™ and wizards	No
Macro support	No

Put all I/O components on the top-level of the design to help facilitate hierarchical design methods. Connect the I port directly to the top-level "master" input port of the design, the IB port to the top-level "slave" input port, and the O port to the logic in which this input is to source. Specify the desired generic/defparam values in order to configure the proper behavior of the buffer.

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
IOSTANDARD	String	See Data Sheet.	"DEFAULT"	Assigns an I/O standard to the element.



Unless they already exist, copy the following two statements and paste them before the entity declaration.

```
Library UNISIM;
use UNISIM.vcomponents.all;
-- IBUFDS: Differential Input Buffer
           Spartan-3/3E/3A
-- Xilinx HDL Libraries Guide, version 11.2
IBUFDS_inst : IBUFDS
generic map (
   CAPACITANCE => "DONT_CARE", -- "LOW", "NORMAL", "DONT_CARE" (Virtex-4 only)
   DIFF_TERM => FALSE, -- Differential Termination (Virtex-4/5, Spartan-3E/3A)
   IBUF_DELAY_VALUE => "0", -- Specify the amount of added input delay for buffer,
                               -- "0"-"12" (Spartan-3E)
                               -- "0"-"16" (Spartan-3A)
   IFD_DELAY_VALUE => "AUTO", -- Specify the amount of added delay for input register,
                                 -- "AUTO", "0"-"6" (Spartan-3E)
-- "AUTO", "0"-"8" (Spartan-3A)
   IOSTANDARD => "DEFAULT")
port map (
   O \Rightarrow O, -- Clock buffer output I \Rightarrow I, -- Diff_p clock buffer input (connect directly to top-level port)
   IB => IB -- Diff_n clock buffer input (connect directly to top-level port)
-- End of IBUFDS_inst instantiation
```

Verilog Instantiation Template

```
// IBUFDS: Differential Input Buffer
          Virtex-4/5, Spartan-3/3E/3A
// Xilinx HDL Libraries Guide, version 11.2
IBUFDS #(
   .CAPACITANCE("DONT_CARE"), // "LOW", "NORMAL", "DONT_CARE" (Virtex-4 only)
                           // Differential Termination (Virtex-4/5, Spartan-3E/3A)
   .DIFF_TERM("FALSE"),
   .IBUF_DELAY_VALUE("0"),
                             // Specify the amount of added input delay for
                                   //
                              //
   .IFD_DELAY_VALUE("AUTO"),
                             // Specify the amount of added delay for input
                             /// register: "AUTO", "0"-"6" (Spartan-3E)
// "AUTO", "0"-"8" (Spartan-3A)
   .IOSTANDARD("DEFAULT")
                             // Specify the input I/O standard
) IBUFDS_inst (
   .0(0), // Buffer output
   .I(I), // Diff_p buffer input (connect directly to top-level port)
   .IB(IB) // Diff_n buffer input (connect directly to top-level port)
// End of IBUFDS_inst instantiation
```

- See the Spartan-6 FPGA SelectIO Resources User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



IBUFG

Primitive: Dedicated Input Clock Buffer

Introduction

The IBUFG is a dedicated input to the device which should be used to connect incoming clocks to the FPGA's global clock routing resources. The IBUFG provides dedicated connections to the DCM, PLL, or BUFG resources. providing the minimum amount of clock delay and jitter to the device. The IBUFG input can only be driven by the global clock (GC) pins.

Port Descriptions

Port	Direction	Width	Function
0	Output	1	Clock Buffer output
I	Input	1	Clock Buffer input

Design Entry Method

Instantiation	Yes
Inference	Recommended
CORE Generator™ and wizards	No
Macro support	No

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
IOSTANDARD	String	See Data Sheet	"DEFAULT"	Assigns an I/O standard to the element.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.

```
Library UNISIM;
use UNISIM.vcomponents.all;

-- IBUFG: Global Clock Buffer (sourced by an external pin)

-- Xilinx HDL Libraries Guide, version 11.2

IBUFG_inst : IBUFG
generic map (
    IOSTANDARD => "DEFAULT")
port map (
    0 => 0, -- Clock buffer output
    I => I -- Clock buffer input (connect directly to top-level port)
);

-- End of IBUFG_inst instantiation
```



Verilog Instantiation Template

- See the Spartan-6 FPGA SelectIO Resources User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



IBUFGDS

Primitive: Differential Signaling Dedicated Input Clock Buffer and Optional Delay



Introduction

This design element is a dedicated differential signaling input buffer for connection to the clock buffer (BUFG) or MMCM. In IBUFGDS, a design-level interface signal is represented as two distinct ports (I and IB), one deemed the "master" and the other the "slave." The master and the slave are opposite phases of the same logical signal (for example, MYNET_P and MYNET_N). Optionally, a programmable differential termination feature is available to help improve signal integrity and reduce external components. Also available is a programmable delay is to assist in the capturing of incoming data to the device.

Logic Table

Inputs		Outputs	
I	IB	0	
0	0	No Change	
0	1	0	
1	0	1	
1	1	No Change	

Port Descriptions

Port	Direction	Width	Function
0	Output	1	Clock Buffer output
IB	Input	1	Diff_n Clock Buffer Input
I	Input	1	Diff_p Clock Buffer Input

Design Entry Method

Instantiation	Recommended
Inference	No
CORE Generator™ and wizards	No
Macro support	No

Put all I/O components on the top-level of the design to help facilitate hierarchical design methods. Connect the I port directly to the top-level "master" input port of the design, the IB port to the top-level "slave" input port and the O port to an MMCM, BUFG or logic in which this input is to source. Some synthesis tools infer the BUFG automatically if necessary, when connecting an IBUFG to the clock resources of the FPGA. Specify the desired generic/defparam values in order to configure the proper behavior of the buffer.



Available Attributes

Attribute	Туре	Allowed Values	Default	Description
IOSTANDARD	String	See Data Sheet	"DEFAULT"	Assigns an I/O standard to the element.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.

```
Library UNISIM;
use UNISIM.vcomponents.all;

-- IBUFGDS: Differential Global Clock Buffer (sourced by an external pin)
-- Virtex-4/5, Spartan-3/3E/3A
-- Xilinx HDL Libraries Guide, version 11.2

IBUFGDS_inst : IBUFGDS
generic map (
    IOSTANDARD => "DEFAULT")
port map (
    0 => 0, -- Clock buffer output
    I => I, -- Diff_p clock buffer input
    IB => IB -- Diff_n clock buffer input
);

-- End of IBUFGDS_inst instantiation
```

Verilog Instantiation Template


```
// IBUFGDS: Differential Global Clock Buffer (sourced by an external pin)
           Virtex-4/5, Spartan-3/3E/3A
// Xilinx HDL Libraries Guide, version 11.2
IBUFGDS #(
   .DIFF_TERM("FALSE"), // Differential Termination (Virtex-4/5, Spartan-3E/3A)
   .IOSTANDARD("DEFAULT") // Specifies the I/O standard for this buffer
   .IBUF_DELAY_VALUE("0") // Specify the amount of added input delay for
                           //
                               the buffer: "0"-"12" (Spartan-3E)
                                            "0"-"16" (Spartan-3A)
) IBUFGDS_inst (
   .0(0), // Clock buffer output
          // Diff_p clock buffer input
   .I(I),
   .IB(IB) // Diff_n clock buffer input
// End of IBUFGDS_inst instantiation
```

- See the Spartan-6 FPGA SelectIO Resources User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



ICAP_SPARTAN6

Primitive: Internal Configuration Access Port



Introduction

This design element allows users access to the configuration functions of the FPGA from the FPGA fabric. This component's primary usage is to control Multiboot operations in FPGA devices. Using this component, commands and data can be written to and read from the configuration logic of the FPGA array. Because the improper use of this function can have a negative effect on the functionality and reliability of the FPGA, you are encouraged to gain a thorough understanding of this component before incorporating it into your designs.

Port Descriptions

Port	Туре	Width	Function
BUSY	Output	1	Active High busy status. Only used in read operations. BUSY remains Low during writes.
CE	Input	1	Active Low clock enable input.
CLK	Input	1	Clock input.
I[15:0]	Input	16	Configuration data input bus.
O[15:0]	Output	16	Configuration data output bus.
WRITE	Input	1	Active Low write input.

Design Entry Method

Instantiation	Recommended
Inference	No
CORE Generator™ and wizards	No
Macro support	No



```
-- ICAP_SPARTAN6: Internal Configuration Access Port
                 Spartan-6
-- Xilinx HDL Libraries Guide, version 11.2
ICAP_SPARTAN6_inst : ICAP_SPARTAN6
generic map (
port map (
  BUSY => BUSY,
                 -- 1-bit Busy output
  0 => 0,
                 -- 16-bit Configuartion data output bus
  CE => CE,
                 -- 1-bit Active low clock enable input
  CLK => CLK, -- 1-bit Clock input
  I => I,
                  -- 16-bit Configuration data input bus
  WRITE => WRITE -- 1-bit Active low write input
-- End of ICAP_SPARTAN6_inst instantiation
```


Verilog Instantiation Template

- See the Spartan-6 FPGA Configuration User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



IDDR2

Primitive: Double Data Rate Input D Flip-Flop with Optional Data Alignment, Clock Enable and Programmable Synchronous or Asynchronous Set/Reset



Introduction

This design element is a dedicated input register designed to receive external dual data rate (DDR) signals into Xilinx® FPGAs. The IDDR2 requires two clocks to be connected to the component, C0 and C1, so that data is captured at the positive edge of both C0 and C1 clocks. The IDDR2 features an active high clock enable port, CE, which be used to suspend the operation of the registers, and both set and reset ports that be configured to be synchronous or asynchronous to the respective clocks. The IDDR2 has an optional alignment feature that allows both output data ports to the component to be aligned to a single clock.

Logic Table

S			Input				
	R	CE	D	C0	C1	Q0	Q1
1	х	х	х	х	х	INIT_Q0	INIT_Q1
0	1	х	х	х	х	not INIT_Q0	not INIT_Q1
0	0	0	x	х	x	No Change	No Change
0	0	1	D	1	х	D	No Change
0	0	1	D	х	↑	No Change	D

Design Entry Method

Instantiation	Recommended
Inference	No
CORE Generator™ and wizards	No
Macro support	No

To change the default behavior of the IDDR2, modify attributes via the generic map (VHDL) or named parameter value assignment (Verilog) as a part of the instantiated component. The IDDR2 can be connected directly to a top-level input port in the design, where an appropriate input buffer can be inferred, or directly to an instantiated IBUF, IOBUF, IBUFDS or IOBUFDS. All inputs and outputs of this component should either be connected or properly tied off.



Available Attributes

Attribute	Туре	Allowed Values	Default	Description
DDR_ALIGNMENT	String	NONE, "C0", "C1"	"NONE"	Sets the output alignment more for the DDR register
				NONE - Makes the data available on the Q0 and Q1 outputs shortly after the corresponding C0 or C1 positive clock edge.
				C0 – Makes the data on both Q0 and Q1 align to the positive edge of the C0 clock.
				C1 - Makes the data on both Q0 and Q1 align to the positive edge of the C1 clock.
INIT_Q0	Integer	0, 1	0	Sets initial state of the Q0 output to 0 or 1.
INIT_Q1	Integer	0, 1	0	Sets initial state of the Q1 output to 0 or 1.
SRTYPE	String	"SYNC", "ASYNC"	"SYNC"	Specifies SYNC" or "ASYNC" set/reset.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.

```
Library UNISIM;
use UNISIM.vcomponents.all;
-- IDDR2: Input Double Data Rate Input Register with Set, Reset
        and Clock Enable. Spartan-3E/3A/6
-- Xilinx HDL Libraries Guide, version 11.2
IDDR2 inst : IDDR2
generic map(
   DDR_ALIGNMENT => "NONE", -- Sets output alignment to "NONE", "C0", "C1"
   INIT_Q0 => '0', -- Sets initial state of the Q0 output to '0' or '1'
   INIT_Q1 \Rightarrow '0', -- Sets initial state of the Q1 output to '0' or '1'
  SRTYPE => "SYNC") -- Specifies "SYNC" or "ASYNC" set/reset
port map (
   Q0 => Q0, -- 1-bit output captured with C0 clock
   Q1 => Q1, -- 1-bit output captured with C1 clock
   C0 => C0, -- 1-bit clock input
  C1 => C1, -- 1-bit clock input
  CE => CE, -- 1-bit clock enable input
  D => D, -- 1-bit data input
            -- 1-bit reset input
  R => R,
             -- 1-bit set input
-- End of IDDR2_inst instantiation
```

Verilog Instantiation Template

```
// IDDR2: Input Double Data Rate Input Register with Set, Reset
         and Clock Enable.
         Spartan-3E/3A/6
// Xilinx HDL Libraries Guide, version 11.2
   .DDR_ALIGNMENT("NONE"), // Sets output alignment to "NONE", "CO" or "C1"
   .INIT_Q0(1'b0), // Sets initial state of the Q0 output to 1'b0 or 1'b1
   .INIT_Q1(1'b0), // Sets initial state of the Q1 output to 1'b0 or 1'b1
   .SRTYPE("SYNC") // Specifies "SYNC" or "ASYNC" set/reset
) IDDR2_inst (
   .Q0(Q0), // 1-bit output captured with C0 clock
   .Q1(Q1), // 1-bit output captured with C1 clock
   .CO(CO), // 1-bit clock input
   .C1(C1), // 1-bit clock input
   .CE(CE), // 1-bit clock enable input
   .D(D), // 1-bit DDR data input
   .R(R), // 1-bit reset input
```



```
.S(S)  // 1-bit set input
);


// End of IDDR2_inst instantiation
```

- See the Spartan-6 FPGA Configurable Logic Block User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



IOBUF

Primitive: Bi-Directional Buffer



Introduction

The design element is a bidirectional single-ended I/O Buffer used to connect internal logic to an external bidirectional pin.

Logic Table

Inputs		Bidirectional	Outputs
Т	1	10	0
1	X	Z	X
0	1	1	1
0	0	0	0

Port Descriptions

Port	Direction	Width	Function
О	Output	1	Buffer output
IO	Inout	1	Buffer inout
I	Input	1	Buffer input
Т	Input	1	3-State enable input

Design Entry Method

Instantiation	Yes
Inference	Recommended
CORE Generator™ and wizards	No
Macro support	No



Available Attributes

Attribute	Туре	Allowed Values	Default	Description
DRIVE	Integer	2, 4, 6, 8, 12, 16, 24	12	Selects output drive strength (mA) for the SelectIO TM buffers that use the LVTTL, LVCMOS12, LVCMOS15, LVCMOS18, LVCMOS25, or LVCMOS33 interface I/O standard.
IOSTANDARD	String	See Data Sheet	"DEFAULT"	Assigns an I/O standard to the element.
SLEW	String	"SLOW", "FAST", "QUIETIO"	"SLOW"	Sets the output rise and fall time. See the Data Sheet for recommendations of the best setting for this attribute.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.

```
Library UNISIM;
use UNISIM.vcomponents.all;
-- IOBUF: Single-ended Bi-directional Buffer
         All devices
-- Xilinx HDL Libraries Guide, version 11.2
IOBUF_inst : IOBUF
generic map (
  DRIVE => 12,
  IBUF_DELAY_VALUE => "0", -- Specify the amount of added input delay for buffer,
                          -- "0"-"12" (Spartan-3E)
                          -- "0"-"16" (Spartan-3A)
  IFD_DELAY_VALUE => "AUTO", -- Specify the amount of added delay for input register,
                            -- "AUTO", "0"-"6" (Spartan-3E)
-- "AUTO", "0"-"8" (Spartan-3A)
  IOSTANDARD => "DEFAULT",
  SLEW => "SLOW")
port map (
              -- Buffer output
  0 => 0.
  -- 3-state enable input, high=input, low=output
  T => T
-- End of IOBUF_inst instantiation
```

Verilog Instantiation Template

```
// IOBUF: Single-ended Bi-directional Buffer
         All devices
// Xilinx HDL Libraries Guide, version 11.2
TOBUF #(
   .DRIVE(12), // Specify the output drive strength
   .IBUF_DELAY_VALUE("0"), // Specify the amount of added input delay for the buffer,
                                "0"-"12" (Spartan-3E only), "0"-"16" (Spartan-3A only)
                            //
   .IFD_DELAY_VALUE("AUTO"), // Specify the amount of added delay for input register,
                            // "AUTO", "0"-"6" (Spartan-3E only), "0"-"8" (Spartan-3A only)
   .IOSTANDARD("DEFAULT"), // Specify the I/O standard
   .SLEW("SLOW") // Specify the output slew rate
) IOBUF_inst (
             // Buffer output
   .0(0),
   .IO(IO),
             // Buffer inout port (connect directly to top-level port)
             // Buffer input
   .I(I),
             // 3-state enable input, high=input, low=output
// End of IOBUF_inst instantiation
```




- See the Spartan-6 FPGA SelectIO Resources User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



IOBUFDS

Primitive: 3-State Differential Signaling I/O Buffer with Active Low Output Enable



Introduction

The design element is a bidirectional buffer that supports low-voltage, differential signaling. For the IOBUFDS, a design level interface signal is represented as two distinct ports (IO and IOB), one deemed the "master" and the other the "slave." The master and the slave are opposite phases of the same logical signal (for example, MYNET_P and MYNET_N). Optionally, a programmable differential termination feature is available to help improve signal integrity and reduce external components. Also available is a programmable delay is to assist in the capturing of incoming data to the device.

Logic Table

Inputs		Bidirectional		Outputs
I	Т	Ю	IOB	0
Χ	1	Z	Z	No Change
0	0	0	1	0
I	0	1	0	1

Port Descriptions

Port	Direction	Width	Function
О	Output	1	Buffer output
IO	Inout	1	Diff_p inout
IOB	Inout	1	Diff_n inout
I	Input	1	Buffer input
Т	Input	1	3-state enable input

Design Entry Method

Instantiation	Recommended
Inference	No
CORE Generator™ and wizards	No
Macro support	No

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
IOSTANDARD	String	See Data Sheet	"DEFAULT"	Assigns an I/O standard to the element.



Unless they already exist, copy the following two statements and paste them before the entity declaration.

```
Library UNISIM;
use UNISIM.vcomponents.all;
-- IOBUFDS: Differential Bi-directional Buffer
          Spartan-3/3E/3A
-- Xilinx HDL Libraries Guide, version 11.2
IOBUFDS_inst : IOBUFDS
generic map (
  IBUF_DELAY_VALUE => "0", -- Specify the amount of added input delay for buffer,
                           -- "0"-"12" (Spartan-3E)
                           -- "0"-"16" (Spartan-3A)
  IFD_DELAY_VALUE => "AUTO", -- Specify the amount of added delay for input register,
                            -- "AUTO", "0"-"6" (Spartan-3E)
-- "AUTO", "0"-"8" (Spartan-3A)
  IOSTANDARD => "DEFAULT")
port map (
              -- Buffer output
  0 => 0,
  IO => IO, -- Diff_p inout (connect directly to top-level port)
  IOB => IOB, -- Diff_n inout (connect directly to top-level port)
  );
-- End of IOBUFDS_inst instantiation
```

Verilog Instantiation Template


```
// IOBUFDS: Differential Bi-directional Buffer
           Virtex-4/5, Spartan-3/3E/3A
// Xilinx HDL Libraries Guide, version 11.2
IOBUFDS #(
   .IBUF_DELAY_VALUE("0"), // Specify the amount of added input delay for the buffer,
                            // "0"-"12" (Spartan-3E only), "0"-"16" (Spartan-3A only)
   .IFD_DELAY_VALUE("AUTO"), // Specify the amount of added delay for input register,
                            // "AUTO", "0"-"6" (Spartan-3E only), "0"-"8" (Spartan-3A only)
   .IOSTANDARD("DEFAULT")
                            // Specify the I/O standard
) IOBUFDS_inst (
             // Buffer output
   .0(0).
   .IO(IO)
             // Diff_p inout (connect directly to top-level port)
   .IOB(IOB), // Diff_n inout (connect directly to top-level port)
   .I(I),
           // Buffer input
             // 3-state enable input, high=input, low=output
// End of IOBUFDS_inst instantiation
```

- See the Spartan-6 FPGA SelectIO Resources User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



IODELAY2

Primitive: Input and Output Fixed or Variable Delay Element



Introduction

This design element can be used to provide a fixed delay or an adjustable delay to the input path and a fixed delay for the output path of the Spartan®-6 FPGA. This delay can be useful for data alignment of incoming or outgoing data to/from the chip. The output delay path is only available in a fixed delay. The IODELAY can also be used to add additional static or variable delay to an internal path (within the FPGA fabric). However, when IODELAY is used that way, this device is no longer available to the associated I/O for input or output path delays.

Port Descriptions

Port	Туре	Width	Function	
BUSY	Output	1	Signals when calibration is complete or when synchronous tap delay update is complete.	
CAL	Input	1	Invokes the IODELAY calibration sequence. The calibration sequence lasts between eight and 16 CLk cycles. Drives BUSY Low when complete.	
CE	Input	1	Active high enable increment/decrement function.	
CLK	Input	1	Global clock network input. This is the clock for the FPGA logic interconnect domain.	
DATAOUT	Output	1	Delayed data signal to D pin of ILOGIC2 or ISERDES2 sites.	
DATAOUT2	Output	1	Secondary delay for use in PCI TM applications.	
DOUT	Output	1	Delayed data signal to IOB when used as an output delay.	
IDATAIN	Input	1	Data input to device from the I/O (connect directly to port, I/O Buffer).	
INC	Input	1	Increment/decrement signal. Used for adjusting the tap setting up or down by one increment or decrement.	



Port	Туре	Width	Function
IOCLK0	Input	1	Input from the I/O clock network. This is the primary clock input when the clock doubler circuit is not engaged (see DATA_RATE attribute). Can be inverted.
IOCLK1	Input	1	I/O clock network input. This is the secondary clock input and is only used when the clock doubler is engaged. (See DATA_RATE attribute). Can be inverted.
ODATAIN	Input	1	Data input for the output data path from the device (connect to output data source).
RST	Input	1	Active high, synchronous reset, resets delay chain to IDELAY_VALUE / ODELAY_VALUE tap. If no value is specified, the default is 0.
Т	Input	1	3-state input control. Tie high for input-only or internal delay or tie low for output only.
TOUT	Output	1	Delayed 3-state signal to IOB when used as an output delay.

Design Entry Method

Instantiation	Recommended
Inference	No
CORE Generator™ and wizards	No
Macro support	No

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
COUNTER_WRAP AROUND	String	"WRAPAROUND", "STAY_AT_LIMIT"	"WRAPAROUND"	Chooses the behavior when maximum or minimum tap count is exceeded. Depends on whether tap setting is being incremented or decremented. Ensures that tap count always stays in the correct operating range.
DATA_RATE	String	"SDR", "DDR"	"SDR"	Single Data Rate or Double Data Rate operation.



Attribute	Туре	Allowed Values	Default	Description
DELAY_SRC	String	"IO", "IDATAIN", "ODATAIN"	"IO"	 Indicates where the IODELAY2 input is coming from. ODATAIN indicates delay source is the ODATAIN pin from the OSERDES2 or OLOGIC2. IDATAIN indicates the delay source is from an input pin. IO indicates that the signal
				source switches between IDATAIN and ODATAIN depending on the sense of the T (3-state) input.
IDELAY_MODE	String	"NORMAL", "PCI"	"NORMAL"	Do not specify or modify this attribute.
IDELAY_TYPE	String	"DEFAULT",	"DEFAULT"	Chooses the type of delay.
		"DIFF_PHASE_ DETECTOR", "FIXED", "VARIABLE_FROM_ HALF_MAX",		 FIXED enables a fixed input delay, and requires no clocks applied to the block.
		"VARĪABLE_FROM_ ZERO"		DEFAULT enables a guaranteed zero hold time.
				VARIABLE enables the increment/decrement delay mode and permits calibration.
				VARIABLE_FROM_ZERO and VARIABLE_FROM_ HALF_MAX enables the type of reset behavior when the RST pin is asserted.
				DIFF_PHASE_DETECTOR enables a mode where the master and slave IODELAY2s and ISERDES2s are cascaded for use with an optional phase detector.
IDELAY_VALUE	Integer	0 to 255	0	Specifies the number of taps of delay for the input path when in fixed mode or the initial delay tap value for variable mode.
IDELAY2_VALUE	Integer	0 to 255	0	Defines the delay tap value for secondary input delay mode. Active only when IDELAY_MODE is set to PCI.
ODELAY_VALUE	Integer	0 to 255	0	Specifies the number of taps of delay for the output path.



Attribute	Туре	Allowed Values	Default	Description
SERDES_MODE	String	"NONE", "MASTER", "SLAVE"	"NONE"	When IODELAY2 is used in conjunction with ISERDES2, the attribute defines whether ISERDES2 stands alone or is a cascaded master or slave
SIM_TAPDELAY_ VALUE	Integer	10 to 90	75	A simulation only attribute. Allows setting the nominal tap delay to different settings for simulation.

```
-- IODELAY2: Input and Output Fixed or Variable Delay Element
             Spartan-6
-- Xilinx HDL Libraries Guide, version 11.2
IODELAY2_inst : IODELAY2
generic map (
  COUNTER_WRAPAROUND => "WRAPAROUND", -- Sets behavior when tap count exceeds max or min, depending on
                                       -- whether tap setting is being incremented or decremented.
   DATA_RATE => "SDR",
   DELAY_SRC => "IO",
                                       -- ODATAIN indicates delay source is the ODATAIN pin from the OSERDES
                                       -- or OLOGIC. IDATAIN indicates the delay source is from the IDATAIN
                                       -- pin; one of the dedicated IOB (P/N) Pads. IO means that the signal
                                       -- source switches between IDATAIN and ODATAIN depending on the sense
                                       -- of the T (tristate) input.
   IDELAY2_VALUE => 0,
                                       -- Delay tap value for IDELAY Mode. Only used when IDELAY_MODE is set
                                       -- to PCI.
                                       -- Delay Mode setting - PCI is for handling PCI/Extended Mode.
   IDELAY_MODE => "NORMAL",
                                       -- Affects Input delays only.
   IDELAY_TYPE => "DEFAULT",
                                       -- Delay Type. VARIABLE refers to the customer calibrated delay mode.
                                       -- DEFAULT will utilize physical chip settings for best approximation
                                       -- of zero hold time programming. VARIABLE_FROM_ZERO and
                                       -- VARIABLE_FROM_HALF_MAX refer to the reset behavior.
                                       -- DIFF_PHASE_DETECTOR is a special mode where the master and slave
                                       -- IODELAY2s are cascaded for video application support.
   IDELAY_VALUE => 0,
                                       -- Delay tap value for IDELAY Mode.
   ODELAY VALUE => 0,
                                       -- Delay tap value for ODELAY Mode.
   SERDES_MODE => "NONE",
   SIM_TAPDELAY_VALUE => 75
port map (
  BUSY => BUSY,
   DATAOUT => DATAOUT, -- 1-bit Delayed data signal to DDLY of ILOGIC2 or ISERDES2 sites.
   DATAOUT2 => DATAOUT2, -- 1-bit Delayed data signal to DDLY2 of ILOGIC2 or ISERDES2 sites.
   DOUT => DOUT,
                        -- 1-bit Delayed data signal to IOB.
   TOUT => TOUT,
                        -- 1-bit Delayed Tristate signal to IOB.
   CAL => CAL,
                        -- 1-bit Enter the IODELAY calibration sequence. This will last between 8 and 16
                         -- GCLK cycles. Drives RDY HIGH when complete. Shared with DRP pin ADD(add).
   CE => CE,
                        -- 1-bit Enable the Increment/Decrement signal.
   CLK => CLK,
                        -- 1-bit CLKO from INT connects to "Master" and CLK1 from INT connects to "Slave"
   IDATAIN => IDATAIN, -- 1-bit Data signal from IOB.
   INC => INC,
                         -- 1-bit Increment / Decrement signal. Used for setting tap or delay length.
   -- IOCLKO - IOCLK1: 1-bit (each) Optionally Invertible IO clock network input.
   IOCLK0 => IOCLK0,
   IOCLK1 => IOCLK1,
   ODATAIN => ODATAIN,
                        -- 1-bit Data input signal from OLOGIC or OSERDES.
  RST => RST,
                         -- 1-bit Reset the IODELAY2 to either zero or 1/2 of total period. RST_VALUE
                         -- attribute controls this choice.
  T => T
                         -- 1-bit Tristate input signal from OLOGIC or OSERDES.
);
-- End of IODELAY2_inst instantiation
```



Verilog Instantiation Template

```
// IODELAY2: Input and Output Fixed or Variable Delay Element
             Spartan-6
// Xilinx HDL Language Template, version 11.1
IODELAY2 #(
   .COUNTER_WRAPAROUND("WRAPAROUND"), // Sets behavior when tap count exceeds max or min, depending on
                                       // whether tap setting is being incremented or decremented.
   .DATA_RATE("SDR"),
   .DELAY_SRC("IO"),
                                       // ODATAIN indicates delay source is the ODATAIN pin from the OSERDES
                                       \ensuremath{//} or OLOGIC. IDATAIN indicates the delay source is from the IDATAIN
                                       // pin; one of the dedicated IOB (P/N) Pads. IO means that the signal
                                       // source switches between IDATAIN and ODATAIN depending on the sense
                                       // of the T (tristate) input.
   .IDELAY2_VALUE(0),
                                       // Delay tap value for IDELAY Mode. Only used when IDELAY_MODE is set
                                      // to PCI.
   .IDELAY_MODE("NORMAL"),
                                      // Delay Mode setting - PCI is for handling PCI/Extended Mode. Affects
                                       // Input delays only.
   .IDELAY_TYPE("DEFAULT"),
                                      // Delay Type. VARIABLE refers to the customer calibrated delay mode.
                                       // DEFAULT will utilize physical chip settings for best approximation
                                       \ensuremath{//} of zero hold time programming. VARIABLE_FROM_ZERO and
                                      // VARIABLE_FROM_HALF_MAX refer to the reset behavior.
                                      // {\tt DIFF\_PHASE\_DETECTOR} is a special mode where the master and slave
                                      // IODELAY2s are cascaded for video application support.
   .IDELAY_VALUE(0),
                                      // Delay tap value for IDELAY Mode.
   .ODELAY_VALUE(0),
                                      // Delay tap value for ODELAY Mode.
   .SERDES_MODE("NONE"),
   .SIM_TAPDELAY_VALUE(75)
IODELAY2_inst (
   .BUSY(BUSY),
   .DATAOUT(DATAOUT),
                        // 1-bit Delayed data signal to DDLY of ILOGIC2 or ISERDES2 sites.
   .DATAOUT2(DATAOUT2), // 1-bit Delayed data signal to DDLY2 of ILOGIC2 or ISERDES2 sites.
   .DOUT(DOUT),
                        // 1-bit Delayed data signal to IOB.
   .TOUT(TOUT),
                        // 1-bit Delayed Tristate signal to IOB.
                        // 1-bit Enter the IODELAY calibration sequence. This will last between 8 and 16
   .CAL(CAL),
                        // GCLK cycles. Drives RDY HIGH when complete. Shared with DRP pin ADD(add).
   .CE(CE),
                        // 1-bit Enable the Increment/Decrement signal.
   .CLK(CLK),
                        // 1-bit CLK0 from INT connects to "Master" and CLK1 from INT connects to "Slave"
   .IDATAIN(IDATAIN),
                       // 1-bit Data signal from IOB.
                        // 1-bit Increment / Decrement signal. Used for setting tap or delay length.
   .INC(INC),
   // IOCLKO - IOCLK1: 1-bit (each) Optionally Invertible IO clock network input.
   .IOCLK0(IOCLK0),
   .IOCLK1(IOCLK1),
   .ODATAIN(ODATAIN),
                        // 1-bit Data input signal from OLOGIC or OSERDES.
                        // 1-bit Reset the IODELAY2 to either zero or 1/2 of total period. RST_VALUE
   .RST(RST),
                        // attribute controls this choice.
   .T(T)
                        // 1-bit Tristate input signal from OLOGIC or OSERDES.
// End of IODELAY2_inst instantiation
```

- See the Spartan-6 FPGA SelectIO Resources User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



IODRP2

Primitive: I/O Control Port

Introduction


Xilinx does not support the use of this element.

- See the Spartan-6 FPGA SelectIO Resources User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



IODRP2_MCB

Primitive: I/O Control Port for the Memory Controller Block



Introduction


The IODRP2_MCB is a component used by the Memory Interface Generator (MIG) core in conjunction with the MCB block to implement external memory interfaces. The use of this block outside of MIG is not supported.

- See the Xilinx Memory Interface Generator (MIG) User Guide
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



ISERDES2

Primitive: Input SERial/DESerializer.



Introduction

This component is an input serial-to-parallel data converter that helps facilitate high-speed, source synchronous, serial data capturing. The component includes logic to assist in clocking and data alignment of either single data rate (SDR) or double data rate (DDR) data to/from 2- to 6-bit data widths for a single instance (MASTER) and 7-to 10-bit data widths for two cascaded ISERDES2 (MASTER/SLAVE). The component can be used in memory, networking or a number of different types of data interface applications. It can also be used in conjunction with an IODELAY component to assist in data alignment of the input serial data. In DDR mode, the component can be clocked by either a single clock or two clocks for capturing data. When using it in two clock mode, higher performance is possible. However, using it in this way might require more clocking resources, consume more power, and require certain placement restriction. Use single clock mode when the highest I/O performance is not needed.

Port Descriptions

Port	Туре	Width	Function
BITSLIP	Input	1	Invoke Bitslip. This can be used with any DATA_WIDTH, cascaded or not. The amount of bitslip is fixed by the DATA_WIDTH selection.
CE0	Input	1	Clock enable input for final (global clock driven) register.
CFB0	Output	1	Feed-through route to allow a PLL or DCM generated clock to feed back to the PLL or DCM through a BUFIO2FB.
CFB1	Output	1	Secondary feed-through route to allow a PLL or DCM generated clock to feed back to the PLL or DCM through a BUFIO2FB.
CLKDIV	Input	1	Global clock network input. This is the clock for the fabric domain.



Port	Туре	Width	Function
CLK0	Input	1	I/O Clock network input. Optionally Invertible. This is the primary clock input used when the clock doubler circuit is not engaged (see DATA_RATE attribute).
CLK1	Input	1	I/O clock network input. Optionally invertible. This secondary clock input is only used when the clock doubler is engaged (see DATA_RATE attribute).
D	Input	1	Input data. This is the data input after being delayed by the IODELAY2 block.
DFB	Output	1	Feed-through route to allow an input clock that has been delayed in an IODELAY2 element to be forwarded to a DCM, PLL, or BUFG through a BUFIO2.
FABRICOUT	Output	1	Asynchronous data for use in the FPGA logic.
INCDEC	Output	1	Output of phase detector in master mode (dummy in slave mode). Indicates to the FPGA logic whether the received data was sampled early or late.
IOCE	Input	1	Data strobe signal derived from BUFIO CE. Strobes data capture to be correctly timed with respect to the I/O and global clocks for the SerDes mode selected.
Q1 - Q4	Output	1	Registered output to fabric.
RST	Input	1	Asynchronous reset only.
SHIFTIN	Input	1	Cascade-in signal for master/slave I/O. Used when master and slave sites are used together for DATA_WIDTHs greater than four. When the block is a master, it transfers data in for use in the phase-detector mode. When the block is a slave, it transfers serial data in to become parallel data.
SHIFTOUT	Output	1	Cascade-out signal for master/slave I/O. In slave mode, it is used to send sampled data from the slave. In master mode, it sends serial data from the fourth stage of the input shift register to the slave.
VALID	Output	1	Output of the phase detector in master mode (dummy in slave mode). If the input data contains no edges (no information for the phase detector to work with) the VALID signal transitions Low to indicate that the FPGA logic should ignore the INCDEC signal.

Design Entry Method

Instantiation	Recommended
Inference	No
CORE Generator™ and wizards	No
Macro support	No



Available Attributes

Attribute	Туре	Allowed Values	Default	Description
BITSLIP_ENABLE	Boolean	FALSE, TRUE	FALSE	Enables or disables the Bitslip function controlled by the BITSLIP input pin. The number of bits slipped is a function of the DATA_WIDTH selected. When disabled, the Bitslip CE always remains at the default value of one I/O clock before the IOCE clock enable.
DATA_RATE	String	"SDR", "DDR"	"SDR"	Data rate setting. The DDR clock can be supplied by separate I/O clocks or by a single I/O clock. If two clocks are supplied, they must be approximately 180°out of phase.
DATA_WIDTH	Integer	1, 2, 3, 4, 5, 6, 7, 8	1	Data width. Defines the parallel data output width of the serial-to-parallel converter. Values greater than four are only valid when two ISERDES2 blocks are cascaded. In this case, the same value should be applied to both the master and slave blocks.
INTERFACE_TYPE	String	"NETWORKING", "NETWORKING_ PIPELINED", "RETIMED"	"NETWORKING"	Selects mode of operation and determines which set of parallel data is available to the FPGA logic.
SERDES_MODE	String	"NONE", "MASTER", "SLAVE"	"NONE"	Indicates if the ISERDES is being used alone, or as a master or slave, when two ISERDES2 blocks are cascaded.

VHDL Instantiation Template

```
-- ISERDES2: Input SERial/DESerializer
            Spartan-6
-- Xilinx HDL Libraries Guide, version 11.2
ISERDES2_inst : ISERDES2
generic map (
  BITSLIP_ENABLE => FALSE,
                                -- Enable the Bitslip functionality. Only available in NETWORKING mode.
                                  -- The number of bits slipped is a function of the DATA_WIDTH selected.
  DATA_RATE => "SDR",
                                   -- Single Data Rate or Double Data Rate operation. The DDR clock can be
                                   -- supplied by separate IO clocks or by a single IO clock. If two clocks
                                   -- are supplied they must be approximately 180 degrees out of phase. A
                                   -- MAX SKEW timing check should be specified.
   DATA_WIDTH => 1,
                                  -- Parallel data width selection.
   INTERFACE_TYPE => "NETWORKING", -- Memory or Networking interface type.
   SERDES_MODE => "MASTER"
                                  -- Specify whether the ISERDES2 is operating in master or slave modes
                                   -- when cascaded width expansion.
port map (
  CFB0 => CFB0,
                          -- 1-bit For VIDEO use cases. Connects to BUFIO2FB.
   CFB1 => CFB1,
  DFB => DFB,
                           -- 1-bit For VIDEO use cases. Connects to BUFIO2.
  FABRICOUT => FABRICOUT, -- 1-bit Allows signals from PAD IOBs to go to fabric unregistered and optionally
                           -- delayed.
   INCDEC => INCDEC.
                         -- 1-bit Output of Phase Detector (Dummy in slave)
   -- Q1 - Q4: 1-bit (each) Registered output to fabric.
   Q1 => Q1,
  02 => Q2,
   Q3 \Rightarrow Q3,
   Q4 \Rightarrow Q4,
   SHIFTOUT => SHIFTOUT, -- 1-bit Cascade out signal for Master/Slave IO. In Phase Detector mode used to
                           -- send slave sampled data.
```



```
-- 1-bit Output of Phase Detector (Dummy in Slave). If the input data contains no
   VALID => VALID,
                           -- edges (no info for the phase detector to work with) the VALID signal will go
                           -- LOW to indicate that the fabric should ignore the INCDEC signal.
   BITSLIP => BITSLIP,
                           -- 1-bit Invoke Bitslip. This can be used with any DATA_WIDTH, cascaded or not.
                           -- The amount of bitslip is fixed by the DATA_WIDTH selection.
   CEO => CEO.
                           -- 1-bit Clock enable input
   CLK0 => CLK0,
                           -- 1-bit IO Clock network input. Optionally Invertible. This is the primary clock
                           -- input used when the clock doubler circuit is not engaged (see DATA_RATE
                           -- attribute).
   CLK1 => CLK1,
                           -- 1-bit Optionally invertible IO Clock network input. Timing note: CLK1 should
                           -- be 180 degrees out of phase with CLKO.
   CLKDIV => CLKDIV,
                           -- 1-bit Global clock network input. This is the clock for the fabric domain.
   D => D,
                          -- 1-bit Input signal from IOB.
   IOCE => IOCE,
                           -- 1-bit Data strobe signal derived from BUFIO CE. Strobes data capture for
                           -- NETWORKING and NETWORKING_PIPELINES alignment modes.
   RST => RST,
                           -- 1-bit Asynchronous reset only.
   SHIFTIN => SHIFTIN
                           -- 1-bit Cascade in signal for Master/Slave IO. Master and Slave sites can be
                          -- used together for DATA_WIDTHs greater than 4. In Phase Detector mode used to
                           -- send slave sampled data.
);
```

-- End of ISERDES2_inst instantiation



Verilog Instantiation Template

```
// ISERDES2: Input SERial/DESerializer
             Spartan-6
// Xilinx HDL Language Template, version 11.1
ISERDES2 #(
   .BITSLIP_ENABLE("FALSE"),
                                  // Enable the Bitslip functionality. Only available in NETWORKING mode.
                                  \ensuremath{//} The number of bits slipped is a function of the DATA_WIDTH selected.
   .DATA_RATE("SDR"),
                                   // Single Data Rate or Double Data Rate operation. The DDR clock can be
                                  // supplied by separate IO clocks or by a single IO clock. If two clocks
                                   // are supplied they must be approximately 180 degrees out of phase. A MAX
                                   // SKEW timing check should be specified.
   .DATA_WIDTH(1),
                                  // Parallel data width selection.
   .INTERFACE_TYPE("NETWORKING"), // Memory or Networking interface type.
   .SERDES_MODE("MASTER")
                                   // Specify whether the ISERDES2 is operating in master or slave modes when
                                  // cascaded width expansion.
ISERDES2_inst (
   .CFB0(CFB0).
                          // 1-bit For VIDEO use cases. Connects to BUFIO2FB.
   .CFB1(CFB1),
   .DFB(DFB),
                          // 1-bit For VIDEO use cases. Connects to BUFIO2.
   .FABRICOUT(FABRICOUT), // 1-bit Allows signals from PAD IOBs to go to fabric unregistered and optionally
                          // delayed.
                          // 1-bit Output of Phase Detector (Dummy in slave)
   .INCDEC(INCDEC),
   // Q1 - Q4: 1-bit (each) Registered output to fabric.
   .Q1(Q1),
   .Q2(Q2),
   .03(03).
   .Q4(Q4),
   .SHIFTOUT(SHIFTOUT),
                          // 1-bit Cascade out signal for Master/Slave IO. In Phase Detector mode used to
                          // send slave sampled data.
   .VALID(VALID),
                          // 1-bit Output of Phase Detector (Dummy in Slave). If the input data contains no
                          // edges (no info for the phase detector to work with) the VALID signal will go
                          // LOW to indicate that the fabric should ignore the INCDEC signal.
                          // 1-bit Invoke Bitslip. This can be used with any DATA_WIDTH, cascaded or not.
   .BITSLIP(BITSLIP),
                          // The amount of bitslip is fixed by the DATA_WIDTH selection.
   .CEO(CEO),
                          // 1-bit Clock enable input
                          // 1-bit IO Clock network input. Optionally Invertible. This is the primary clock
   .CLK0(CLK0),
                          // input used when the clock doubler circuit is not engaged (see DATA_RATE
                          // attribute).
   .CLK1(CLK1),
                          // 1-bit Optionally invertible IO Clock network input. Timing note: CLK1 should be
                          // 180 degrees out of phase with CLKO.
   .CLKDIV(CLKDIV),
                          // 1-bit Global clock network input. This is the clock for the fabric domain.
   .D(D),
                          // 1-bit Input signal from IOB.
   .IOCE(IOCE),
                          // 1-bit Data strobe signal derived from BUFIO CE. Strobes data capture for
                          // NETWORKING and NETWORKING_PIPELINES alignment modes.
                          // 1-bit Asynchronous reset only.
   .RST(RST).
   .SHIFTIN(SHIFTIN)
                          // 1-bit Cascade in signal for Master/Slave IO. Master and Slave sites can be used
                          // together for DATA_WIDTHs greater than 4. In Phase Detector mode used to send
                          // slave sampled data.
);
```

For More Information


// End of ISERDES2_inst instantiation

- See the Spartan-6 FPGA SelectIO Resources User Guide
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



KEEPER

Primitive: KEEPER Symbol



Introduction

The design element is a weak keeper element that retains the value of the net connected to its bidirectional O pin. For example, if a logic 1 is being driven onto the net, KEEPER drives a weak/resistive 1 onto the net. If the net driver is then 3-stated, KEEPER continues to drive a weak/resistive 1 onto the net.

Port Descriptions

Name	Direction	Width	Function
0	Output	1-Bit	Keeper output

Design Entry Method

Instantiation	Yes
Inference	Recommended
CORE Generator™ and wizards	No
Macro support	No

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.

Verilog Instantiation Template




- See the Spartan-6 FPGA SelectIO Resources User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



LDCE

Primitive: Transparent Data Latch with Asynchronous Clear and Gate Enable



Introduction

This design element is a transparent data latch with asynchronous clear and gate enable. When the asynchronous clear input (CLR) is High, it overrides the other inputs and resets the data (Q) output Low. Q reflects the data (D) input while the gate (G) input and gate enable (GE) are High and CLR is Low. If (GE) is Low, data on (D) cannot be latched. The data on the (D) input during the High-to-Low gate transition is stored in the latch. The data on the (Q) output remains unchanged as long as (G) or (GE) remains low.

This latch is asynchronously cleared, outputs Low, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP_architecture symbol.

Logic Table

Inputs		Outputs		
CLR	GE	G	D	Q
1	Х	Х	X	0
0	0	Х	X	No Change
0	1	1	D	D
0	1	0	X	No Change
0	1	↓	D	D

Design Entry Method

This design element is only for use in schematics.

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
INIT	Binary	0, 1	0	Sets the initial value of Q output after configuration.

For More Information

See the Spartan-6 FPGA User Documentation (User Guides and Data Sheets).

151



LDPE

Primitive: Transparent Data Latch with Asynchronous Preset and Gate Enable



Introduction

This design element is a transparent data latch with asynchronous preset and gate enable. When the asynchronous preset (PRE) is High, it overrides the other input and presets the data (Q) output High. Q reflects the data (D) input while the gate (G) input and gate enable (GE) are High. The data on the (D) input during the High-to-Low gate transition is stored in the latch. The data on the (Q) output remains unchanged as long as (G) or (GE) remains Low.

The latch is asynchronously preset, output High, when power is applied. For FPGA devices, power-on conditions are simulated when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the appropriate STARTUP_architecture symbol.

Logic Table

Inputs	Outputs			
PRE	GE	G	D	Q
1	Χ	X	Χ	1
0	0	Χ	Χ	No Change
0	1	1	D	D
0	1	0	Χ	No Change
0	1	\downarrow	D	D

Design Entry Method

This design element is only for use in schematics.

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
INIT	Binary	0, 1	1	Specifies the initial value upon power-up or the assertion of GSR for the (Q) port.


For More Information

See the Spartan-6 FPGA User Documentation (User Guides and Data Sheets).



LUT5

Primitive: 5-Input Lookup Table with General Output



Introduction

This design element is a 5-input, 1-output look-up table (LUT) that can either act as an asynchronous 32-bit ROM (with 5-bit addressing) or implement any 5-input logic function. LUTs are the basic logic building blocks and are used to implement most logic functions of the design. One LUT5 is packed into a LUT6 within a slice, or two LUT5s can be packed into a single LUT6 with some restrictions. The functionality of the LUT5, LUT5_L and LUT5_D is the same. However, the LUT5_L and LUT5_D allow the additional specification to connect the LUT5 output signal to an internal slice or CLB connection using the LO output. The LUT5_L specifies that the only connections from the LUT5 will be within a slice or CLB, while the LUT5_D allows the specification to connect the output of the LUT to both inter-slice/CLB logic and external logic as well. The LUT5 does not state any specific output connections and should be used in all cases except where internal slice or CLB signal connections must be implicitly specified.

An INIT attribute consisting of a 32-bit hexadecimal value must be specified to indicate the LUTs logical function. The INIT value is calculated by assigning a 1 to the corresponding INIT bit value when the associated inputs are applied. For instance, a Verilog INIT value of 32'h80000000 (X"80000000" for VHDL) makes the output zero unless all of the inputs are one (a 5-input AND gate). A Verilog INIT value of 32'hffffffe (X"FFFFFFE" for VHDL) makes the output one unless all zeros are on the inputs (a 5-input OR gate).

The INIT parameter for the FPGA LUT primitive is what gives the LUT its logical value. By default, this value is zero, thus driving the output to a zero regardless of the input values (acting as a ground). However, in most cases a new INIT value must be determined in order to specify the logic function for the LUT primitive. There are at least two methods by which the LUT value can be determined:

The Logic Table Method -A common method to determine the desired INIT value for a LUT is using a logic table. To do so, simply create a binary logic table of all possible inputs, specify the desired logic value of the output and then create the INIT string from those output values.

The Equation Method -Another method to determine the LUT value is to define parameters for each input to the LUT that correspond to their listed truth value and use those to build the logic equation you are after. This method is easier to understand once you have grasped the concept and is more self-documenting than the above method. However, this method does require the code to first specify the appropriate parameters.



Inputs		Outputs			
14	13	12	I1	10	LO
0	0	0	0	0	INIT[0]
0	0	0	0	1	INIT[1]
0	0	0	1	0	INIT[2]
0	0	0	1	1	INIT[3]
0	0	1	0	0	INIT[4]
0	0	1	0	1	INIT[5]
0	0	1	1	0	INIT[6]
0	0	1	1	1	INIT[7]
0	1	0	0	0	INIT[8]
0	1	0	0	1	INIT[9]
0	1	0	1	0	INIT[10]
0	1	0	1	1	INIT[11]
0	1	1	0	0	INIT[12]
0	1	1	0	1	INIT[13]
0	1	1	1	0	INIT[14]
0	1	1	1	1	INIT[15]
1	0	0	0	0	INIT[16]
1	0	0	0	1	INIT[17]
1	0	0	1	0	INIT[18]
1	0	0	1	1	INIT[19]
1	0	1	0	0	INIT[20]
1	0	1	0	1	INIT[21]
1	0	1	1	0	INIT[22]
1	0	1	1	1	INIT[23]
1	1	0	0	0	INIT[24]
1	1	0	0	1	INIT[25]
1	1	0	1	0	INIT[26]
1	1	0	1	1	INIT[27]
1	1	1	0	0	INIT[28]
1	1	1	0	1	INIT[29]
1	1	1	1	0	INIT[30]
1	1	1	1	1	INIT[31]



Port Description

Name	Direction	Width	Function
О	Output	1	5-LUT output
I0, I1, I2, I3, I4	Input	1	LUT inputs

Design Entry Method

Instantiation	Yes
Inference	Recommended
CORE Generator™ and wizards	No
Macro support	No

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
INIT	Hexadecimal	Any 32-Bit Value	All zeros	Specifies the logic value for the look-up tables.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.

```
Library UNISIM;
use UNISIM.vcomponents.all;

-- LUT5: 5-input Look-Up Table with general output
-- Virtex-5/6, Spartan-6
-- Xilinx HDL Libraries Guide, version 11.2

LUT5_inst : LUT5
generic map (
    INIT => X"000000000") -- Specify LUT Contents
port map (
    O => O, -- LUT general output
    I0 => I0, -- LUT input
    I1 => I1, -- LUT input
    I2 => I2, -- LUT input
    I3 => I3, -- LUT input
    I4 => I4 -- LUT input
);

-- End of LUT5_inst instantiation
```



Verilog Instantiation Template

```
// LUT5: 5-input Look-Up Table with general output
// Virtex-5, Virtex-6, Spartan-6
// Xilinx HDL Libraries Guide, version 11.2

LUT5 #(
    .INIT(32'h00000000) // Specify LUT Contents
) LUT5_inst (
    .O(O), // LUT general output
    .IO(IO), // LUT input
    .I1(II), // LUT input
    .I2(I2), // LUT input
    .I3(I3), // LUT input
    .I4(I4) // LUT input
);


// End of LUT5_inst instantiation
```

- See the Spartan-6 FPGA Configurable Logic Block User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



LUT5 D

Primitive: 5-Input Lookup Table with General and Local Outputs



Introduction

This design element is a 5-input, 1-output look-up table (LUT) that can either act as an asynchronous 32-bit ROM (with 5-bit addressing) or implement any 5-input logic function. LUTs are the basic logic building blocks and are used to implement most logic functions of the design. One LUT5 will be packed into a LUT6 within a slice, or two LUT5s can be packed into a single LUT6 with some restrictions. The functionality of the LUT5, LUT5_L and LUT5_D is the same. However, the LUT5_L and LUT5_D allow the additional specification to connect the LUT5 output signal to an internal slice or CLB connection using the LO output. The LUT5_L specifies that the only connections from the LUT5 will be within a slice or CLB, while the LUT5_D allows the specification to connect the output of the LUT to both inter-slice/CLB logic and external logic as well. The LUT5 does not state any specific output connections and should be used in all cases except where internal slice or CLB signal connections must be implicitly specified.

An INIT attribute consisting of a 32-bit hexadecimal value must be specified to indicate the LUTs logical function. The INIT value is calculated by assigning a 1 to the corresponding INIT bit value when the associated inputs are applied. For instance, a Verilog INIT value of 32'h80000000 (X"80000000" for VHDL) will make the output zero unless all of the inputs are one (a 5-input AND gate). A Verilog INIT value of 32'hffffffe (X"FFFFFFE" for VHDL) will make the output one unless all zeros are on the inputs (a 5-input OR gate).

The INIT parameter for the FPGA LUT primitive is what gives the LUT its logical value. By default, this value is zero, thus driving the output to a zero regardless of the input values (acting as a ground). However, in most cases a new INIT value must be determined in order to specify the logic function for the LUT primitive. There are at least two methods by which the LUT value can be determined:

The Logic Table Method -A common method to determine the desired INIT value for a LUT is using a logic table. To do so, simply create a binary logic table of all possible inputs, specify the desired logic value of the output and then create the INIT string from those output values.

The Equation Method -Another method to determine the LUT value is to define parameters for each input to the LUT that correspond to their listed truth value and use those to build the logic equation you are after. This method is easier to understand once you have grasped the concept and more self-documenting that the above method. However, this method does require the code to first specify the appropriate parameters.



Inputs					Outputs		
14	13	12	l1	10	0	LO	
0	0	0	0	0	INIT[0]	INIT[0]	
0	0	0	0	1	INIT[1]	INIT[1]	
0	0	0	1	0	INIT[2]	INIT[2]	
0	0	0	1	1	INIT[3]	INIT[3]	
0	0	1	0	0	INIT[4]	INIT[4]	
0	0	1	0	1	INIT[5]	INIT[5]	
0	0	1	1	0	INIT[6]	INIT[6]	
0	0	1	1	1	INIT[7]	INIT[7]	
0	1	0	0	0	INIT[8]	INIT[8]	
0	1	0	0	1	INIT[9]	INIT[9]	
0	1	0	1	0	INIT[10]	INIT[10]	
0	1	0	1	1	INIT[11]	INIT[11]	
0	1	1	0	0	INIT[12]	INIT[12]	
0	1	1	0	1	INIT[13]	INIT[13]	
0	1	1	1	0	INIT[14]	INIT[14]	
0	1	1	1	1	INIT[15]	INIT[15]	
1	0	0	0	0	INIT[16]	INIT[16]	
1	0	0	0	1	INIT[17]	INIT[17]	
1	0	0	1	0	INIT[18]	INIT[18]	
1	0	0	1	1	INIT[19]	INIT[19]	
1	0	1	0	0	INIT[20]	INIT[20]	
1	0	1	0	1	INIT[21]	INIT[21]	
1	0	1	1	0	INIT[22]	INIT[22]	
1	0	1	1	1	INIT[23]	INIT[23]	
1	1	0	0	0	INIT[24]	INIT[24]	
1	1	0	0	1	INIT[25]	INIT[25]	
1	1	0	1	0	INIT[26]	INIT[26]	
1	1	0	1	1	INIT[27]	INIT[27]	
1	1	1	0	0	INIT[28]	INIT[28]	
1	1	1	0	1	INIT[29]	INIT[29]	
1	1	1	1	0	INIT[30]	INIT[30]	
1	1	1	1	1	INIT[31]	INIT[31]	



Port Description

Name	Direction	Width	Function
О	Output	1	5-LUT output
L0	Output	1	5-LUT output for internal CLB connection
I0, I1, I2, I3, I4	Input	1	LUT inputs

Design Entry Method

Instantiation	Yes
Inference	Recommended
CORE Generator TM and wizards	No
Macro support	No

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
INIT	Hexadecimal	Any 32-Bit Value	All zeros	Specifies the logic value for the look-up tables.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.

```
Library UNISIM;
use UNISIM.vcomponents.all;

-- LUT5: 5-input Look-Up Table with general output
-- Virtex-5/6, Spartan-6
-- Xilinx HDL Libraries Guide, version 11.2

LUT5_inst: LUT5
generic map (
    INIT => X"000000000") -- Specify LUT Contents
port map (
    O => 0, -- LUT general output
    I0 => I0, -- LUT input
    I1 => I1, -- LUT input
    I2 => I2, -- LUT input
    I3 => I3, -- LUT input
    I4 => I4 -- LUT input
);

-- End of LUT5_inst instantiation
```

159



Verilog Instantiation Template

```
// LUT5: 5-input Look-Up Table with general output
// Virtex-5, Virtex-6, Spartan-6
// Xilinx HDL Libraries Guide, version 11.2

LUT5 #(
    .INIT(32'h00000000) // Specify LUT Contents
) LUT5_inst (
    .O(O), // LUT general output
    .IO(IO), // LUT input
    .I1(II), // LUT input
    .I2(I2), // LUT input
    .I3(I3), // LUT input
    .I4(I4) // LUT input
);


// End of LUT5_inst instantiation
```

- See the Spartan-6 FPGA Configurable Logic Block User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



LUT5 L

Primitive: 5-Input Lookup Table with Local Output



Introduction

This design element is a 5-input, 1-output look-up table (LUT) that can either act as an asynchronous 32-bit ROM (with 5-bit addressing) or implement any 5-input logic function. LUTs are the basic logic building blocks and are used to implement most logic functions of the design. One LUT5 will be packed into a LUT6 within a slice, or two LUT5s can be packed into a single LUT6 with some restrictions. The functionality of the LUT5, LUT5_L and LUT5_D is the same. However, the LUT5_L and LUT5_D allow the additional specification to connect the LUT5 output signal to an internal slice or CLB connection using the LO output. The LUT5_L specifies that the only connections from the LUT5 is within a slice or CLB, while the LUT5_D allows the specification to connect the output of the LUT to both inter-slice/CLB logic and external logic as well. The LUT5 does not state any specific output connections and should be used in all cases except where internal slice or CLB signal connections must be implicitly specified.

An INIT attribute consisting of a 32-bit hexadecimal value must be specified to indicate the LUTs logical function. The INIT value is calculated by assigning a 1 to the corresponding INIT bit value when the associated inputs are applied. For instance, a Verilog INIT value of 32'h80000000 (X"80000000" for VHDL) makes the output zero unless all of the inputs are one (a 5-input AND gate). A Verilog INIT value of 32'hffffffe (X"FFFFFFE" for VHDL) makes the output one unless all zeros are on the inputs (a 5-input OR gate).

The INIT parameter for the FPGA LUT primitive is what gives the LUT its logical value. By default, this value is zero, thus driving the output to a zero regardless of the input values (acting as a ground). However, in most cases a new INIT value must be determined in order to specify the logic function for the LUT primitive. There are at least two methods by which the LUT value can be determined:

The Logic Table Method -A common method to determine the desired INIT value for a LUT is using a logic table. To do so, simply create a binary truth table of all possible inputs, specify the desired logic value of the output and then create the INIT string from those output values.

The Equation Method -Another method to determine the LUT value is to define parameters for each input to the LUT that correspond to their listed logic value and use those to build the logic equation you are after. This method is easier to understand once you have grasped the concept and is more self-documenting than the above method. However, this method does require the code to first specify the appropriate parameters.



Inputs		Outputs			
14	13	12	I1	10	LO
0	0	0	0	0	INIT[0]
0	0	0	0	1	INIT[1]
0	0	0	1	0	INIT[2]
0	0	0	1	1	INIT[3]
0	0	1	0	0	INIT[4]
0	0	1	0	1	INIT[5]
0	0	1	1	0	INIT[6]
0	0	1	1	1	INIT[7]
0	1	0	0	0	INIT[8]
0	1	0	0	1	INIT[9]
0	1	0	1	0	INIT[10]
0	1	0	1	1	INIT[11]
0	1	1	0	0	INIT[12]
0	1	1	0	1	INIT[13]
0	1	1	1	0	INIT[14]
0	1	1	1	1	INIT[15]
1	0	0	0	0	INIT[16]
1	0	0	0	1	INIT[17]
1	0	0	1	0	INIT[18]
1	0	0	1	1	INIT[19]
1	0	1	0	0	INIT[20]
1	0	1	0	1	INIT[21]
1	0	1	1	0	INIT[22]
1	0	1	1	1	INIT[23]
1	1	0	0	0	INIT[24]
1	1	0	0	1	INIT[25]
1	1	0	1	0	INIT[26]
1	1	0	1	1	INIT[27]
1	1	1	0	0	INIT[28]
1	1	1	0	1	INIT[29]
1	1	1	1	0	INIT[30]
1	1	1	1	1	INIT[31]



Port Description

Name	Direction	Width	Function
L0	Output	1	6/5-LUT output for internal CLB connection
I0, I1, I2, I3, I4	Input	1	LUT inputs

Design Entry Method

Instantiation	Yes
Inference	Recommended
CORE Generator™ and wizards	No
Macro support	No

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
INIT	Hexadecimal	Any 32-Bit Value	All zeros	Specifies the logic value for the look-up tables.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.

```
Library UNISIM;
use UNISIM.vcomponents.all;

-- LUT5: 5-input Look-Up Table with general output
-- Virtex-5/6, Spartan-6
-- Xilinx HDL Libraries Guide, version 11.2

LUT5_inst: LUT5
generic map (
   INIT => X"000000000") -- Specify LUT Contents
port map (
   O => O, -- LUT general output
   I0 => I0, -- LUT input
   I1 => I1, -- LUT input
   I2 => I2, -- LUT input
   I3 => I3, -- LUT input
   I4 => I4 -- LUT input
);

-- End of LUT5_inst instantiation
```



Verilog Instantiation Template

```
// LUT5: 5-input Look-Up Table with general output
// Virtex-5, Virtex-6, Spartan-6
// Xilinx HDL Libraries Guide, version 11.2

LUT5 #(
    .INIT(32'h00000000) // Specify LUT Contents
) LUT5_inst (
    .O(O), // LUT general output
    .IO(IO), // LUT input
    .I1(I1), // LUT input
    .I2(I2), // LUT input
    .I3(I3), // LUT input
    .I4(I4) // LUT input
);


// End of LUT5_inst instantiation
```

- See the Spartan-6 FPGA Configurable Logic Block User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



LUT6

Primitive: 6-Input Lookup Table with General Output



X10949

Introduction

This design element is a 6-input, 1-output look-up table (LUT) that can either act as an asynchronous 64-bit ROM (with 6-bit addressing) or implement any 6-input logic function. LUTs are the basic logic building blocks and are used to implement most logic functions of the design. A LUT6 is mapped to one of the four look-up tables in the slice. The functionality of the LUT6_L and LUT6_D is the same. However, the LUT6_L and LUT6_D allow the additional specification to connect the LUT6 output signal to an internal slice, or CLB connection, using the LO output. The LUT6_L specifies that the only connections from the LUT6 will be within a slice, or CLB, while the LUT6_D allows the specification to connect the output of the LUT to both inter-slice/CLB logic and external logic as well. The LUT6 does not state any specific output connections and should be used in all cases except where internal slice or CLB signal connections must be implicitly specified.

The INIT parameter for the FPGA LUT primitive is what gives the LUT its logical value. By default, this value is zero, thus driving the output to a zero regardless of the input values (acting as a ground). However, in most cases a new INIT value must be determined in order to specify the logic function for the LUT primitive. There are at least two methods by which the LUT value can be determined:

The Logic Table Method -A common method to determine the desired INIT value for a LUT is using a logic table. To do so, simply create a binary logic table of all possible inputs, specify the desired logic value of the output and then create the INIT string from those output values.

The Equation Method -Another method to determine the LUT value is to define parameters for each input to the LUT that correspond to their listed truth value and use those to build the logic equation you are after. This method is easier to understand once you have grasped the concept and is more self-documenting than the above method. However, this method does require the code to first specify the appropriate parameters.

Inputs	Outputs					
15	14	13	12	I1	10	0
0	0	0	0	0	0	INIT[0]
0	0	0	0	0	1	INIT[1]
0	0	0	0	1	0	INIT[2]



Inputs						Outputs
I 5	14	13	12	I1	10	0
0	0	0	0	1	1	INIT[3]
0	0	0	1	0	0	INIT[4]
0	0	0	1	0	1	INIT[5]
0	0	0	1	1	0	INIT[6]
0	0	0	1	1	1	INIT[7]
0	0	1	0	0	0	INIT[8]
0	0	1	0	0	1	INIT[9]
0	0	1	0	1	0	INIT[10]
0	0	1	0	1	1	INIT[11]
0	0	1	1	0	0	INIT[12]
0	0	1	1	0	1	INIT[13]
0	0	1	1	1	0	INIT[14]
0	0	1	1	1	1	INIT[15]
0	1	0	0	0	0	INIT[16]
0	1	0	0	0	1	INIT[17]
0	1	0	0	1	0	INIT[18]
0	1	0	0	1	1	INIT[19]
0	1	0	1	0	0	INIT[20]
0	1	0	1	0	1	INIT[21]
0	1	0	1	1	0	INIT[22]
0	1	0	1	1	1	INIT[23]
0	1	1	0	0	0	INIT[24]
0	1	1	0	0	1	INIT[25]
0	1	1	0	1	0	INIT[26]
0	1	1	0	1	1	INIT[27]
0	1	1	1	0	0	INIT[28]
0	1	1	1	0	1	INIT[29]
0	1	1	1	1	0	INIT[30]
0	1	1	1	1	1	INIT[31]
1	0	0	0	0	0	INIT[32]
1	0	0	0	0	1	INIT[33]
1	0	0	0	1	0	INIT[34]
1	0	0	0	1	1	INIT[35]
1	0	0	1	0	0	INIT[36]
1	0	0	1	0	1	INIT[37]
1	0	0	1	1	0	INIT[38]
1	0	0	1	1	1	INIT[39]
1	0	1	0	0	0	INIT[40]



Inputs						Outputs
15	14	13	12	I1	10	0
1	0	1	0	0	1	INIT[41]
1	0	1	0	1	0	INIT[42]
1	0	1	0	1	1	INIT[43]
1	0	1	1	0	0	INIT[44]
1	0	1	1	0	1	INIT[45]
1	0	1	1	1	0	INIT[46]
1	0	1	1	1	1	INIT[47]
1	1	0	0	0	0	INIT[48]
1	1	0	0	0	1	INIT[49]
1	1	0	0	1	0	INIT[50]
1	1	0	0	1	1	INIT[51]
1	1	0	1	0	0	INIT[52]
1	1	0	1	0	1	INIT[53]
1	1	0	1	1	0	INIT[54]
1	1	0	1	1	1	INIT[55]
1	1	1	0	0	0	INIT[56]
1	1	1	0	0	1	INIT[57]
1	1	1	0	1	0	INIT[58]
1	1	1	0	1	1	INIT[59]
1	1	1	1	0	0	INIT[60]
1	1	1	1	0	1	INIT[61]
1	1	1	1	1	0	INIT[62]
1	1	1	1	1	1	INIT[63]
INIT = Bi	nary equivalent	of the hexadecia	mal number assi	gned to the INIT	attribute	

Port Description

Name Direction		Width	Function	
0	Output	1	6/5-LUT output	
10, 11, 12, 13, 14, 15	Input	1	LUT inputs	

Design Entry Method

Instantiation	Yes
Inference	Recommended
CORE Generator™ and wizards	No
Macro support	No



Available Attributes

Attribute	Туре	Allowed Values	Default	Description
INIT	Hexadecimal	Any 64-Bit Value	All zeros	Specifies the logic value for the look-up tables.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.

```
Library UNISIM;
use UNISIM.vcomponents.all;

-- LUT6: 6-input Look-Up Table with general output
-- Virtex-5/6, Spartan-6
-- Xilinx HDL Libraries Guide, version 11.2

LUT6_inst: LUT6
generic map (
    INIT => X"00000000000000000") -- Specify LUT Contents
port map (
    O => O, -- LUT general output
    I0 => I0, -- LUT input
    I1 => I1, -- LUT input
    I2 => I2, -- LUT input
    I3 => I3, -- LUT input
    I4 => I4, -- LUT input
    I5 => I5 -- LUT input
    I5 => I5 -- LUT input
    If => IF -- LUT input
    If -- LUT
```

Verilog Instantiation Template

```
// LUT6: 6-input Look-Up Table with general output
// Virtex-5, Virtex-6, Spartan-6
// Xilinx HDL Libraries Guide, version 11.2

LUT6 #(
    .INIT(64'h000000000000000) // Specify LUT Contents
) LUT6_inst (
    .0(0), // LUT general output
    .I0(I0), // LUT input
    .I1(I1), // LUT input
    .I2(I2), // LUT input
    .I3(I3), // LUT input
    .I4(I4), // LUT input
    .I5(I5) // LUT input
);


// End of LUT6_inst instantiation
```

- See the Spartan-6 FPGA Configurable Logic Block User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



LUT6 2

Primitive: Six-input, 2-output, Look-Up Table



Introduction

This design element is a 6-input, 2-output look-up table (LUT) that can either act as a dual asynchronous 32-bit ROM (with 5-bit addressing), implement any two 5-input logic functions with shared inputs, or implement a 6-input logic function and a 5-input logic function with shared inputs and shared logic values. LUTs are the basic logic building blocks and are used to implement most logic functions of the design. A LUT6_2 will be mapped to one of the four look-up tables in the slice.

The INIT parameter for the FPGA LUT primitive is what gives the LUT its logical value. By default, this value is zero, thus driving the output to a zero regardless of the input values (acting as a ground). However, in most cases a new INIT value must be determined in order to specify the logic function for the LUT primitive. There are at least two methods by which the LUT value can be determined:

The Logic Table Method -A common method to determine the desired INIT value for a LUT is using a logic table. To do so, simply create a binary logic table of all possible inputs, specify the desired logic value of the output and then create the INIT string from those output values.

The Equation Method -Another method to determine the LUT value is to define parameters for each input to the LUT that correspond to their listed truth value and use those to build the logic equation you are after. This method is easier to understand once you have grasped the concept and is more self-documenting than the above method. However, this method does require the code to first specify the appropriate parameters.

Inputs					Outputs		
I5	I4	I3	I2	I1	10	O5	O6
0	0	0	0	0	0	INIT[0]	INIT[0]
0	0	0	0	0	1	INIT[1]	INIT[1]
0	0	0	0	1	0	INIT[2]	INIT[2]
0	0	0	0	1	1	INIT[3]	INIT[3]
0	0	0	1	0	0	INIT[4]	INIT[4]



Inputs					Outputs		
0	0	0	1	0	1	INIT[5]	INIT[5]
0	0	0	1	1	0	INIT[6]	INIT[6]
0	0	0	1	1	1	INIT[7]	INIT[7]
0	0	1	0	0	0	INIT[8]	INIT[8]
0	0	1	0	0	1	INIT[9]	INIT[9]
0	0	1	0	1	0	INIT[10]	INIT[10]
0	0	1	0	1	1	INIT[11]	INIT[11]
0	0	1	1	0	0	INIT[12]	INIT[12]
0	0	1	1	0	1	INIT[13]	INIT[13]
0	0	1	1	1	0	INIT[14]	INIT[14]
0	0	1	1	1	1	INIT[15]	INIT[15]
0	1	0	0	0	0	INIT[16]	INIT[16]
0	1	0	0	0	1	INIT[17]	INIT[17]
0	1	0	0	1	0	INIT[18]	INIT[18]
0	1	0	0	1	1	INIT[19]	INIT[19]
0	1	0	1	0	0	INIT[20]	INIT[20]
0	1	0	1	0	1	INIT[21]	INIT[21]
0	1	0	1	1	0	INIT[22]	INIT[22]
0	1	0	1	1	1	INIT[23]	INIT[23]
0	1	1	0	0	0	INIT[24]	INIT[24]
0	1	1	0	0	1	INIT[25]	INIT[25]
0	1	1	0	1	0	INIT[26]	INIT[26]
0	1	1	0	1	1	INIT[27]	INIT[27]
0	1	1	1	0	0	INIT[28]	INIT[28]
0	1	1	1	0	1	INIT[29]	INIT[29]
0	1	1	1	1	0	INIT[30]	INIT[30]
0	1	1	1	1	1	INIT[31]	INIT[31]
1	0	0	0	0	0	INIT[0]	INIT[32]
1	0	0	0	0	1	INIT[1]	INIT[33]
1	0	0	0	1	0	INIT[2]	INIT[34]
1	0	0	0	1	1	INIT[3]	INIT[35]
1	0	0	1	0	0	INIT[4]	INIT[36]
1	0	0	1	0	1	INIT[5]	INIT[37]
1	0	0	1	1	0	INIT[6]	INIT[38]
1	0	0	1	1	1	INIT[7]	INIT[39]
1	0	1	0	0	0	INIT[8]	INIT[40]
1	0	1	0	0	1	INIT[9]	INIT[41]
1	0	1	0	1	0	INIT[10]	INIT[42]
1	0	1	0	1	1	INIT[11]	INIT[43]



Inputs				Outputs			
1	0	1	1	0	0	INIT[12]	INIT[44]
1	0	1	1	0	1	INIT[13]	INIT[45]
1	0	1	1	1	0	INIT[14]	INIT[46]
1	0	1	1	1	1	INIT[15]	INIT[47]
1	1	0	0	0	0	INIT[16]	INIT[48]
1	1	0	0	0	1	INIT[17]	INIT[49]
1	1	0	0	1	0	INIT[18]	INIT[50]
1	1	0	0	1	1	INIT[19]	INIT[51]
1	1	0	1	0	0	INIT[20]	INIT[52]
1	1	0	1	0	1	INIT[21]	INIT[53]
1	1	0	1	1	0	INIT[22]	INIT[54]
1	1	0	1	1	1	INIT[23]	INIT[55]
1	1	1	0	0	0	INIT[24]	INIT[56]
1	1	1	0	0	1	INIT[25]	INIT[57]
1	1	1	0	1	0	INIT[26]	INIT[58]
1	1	1	0	1	1	INIT[27]	INIT[59]
1	1	1	1	0	0	INIT[28]	INIT[60]
1	1	1	1	0	1	INIT[29]	INIT[61]
1	1	1	1	1	0	INIT[30]	INIT[62]
1	1	1	1	1	1	INIT[31]	INIT[63]
INIT = Bina	ry equivalen	t of the hexade	cimal number	assigned to the	INIT attribut	e	

Port Descriptions

Port Direction		Width	Function	
O6 Output		1	6/5-LUT output	
O5	Output	1 5-LUT output		
I0, I1, I2, I3, I4, I5	Input	1	LUT inputs	

Design Entry Method

Instantiation	Yes
Inference	Recommended
CORE Generator™ and wizards	No
Macro support	No

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
INIT	Hexadecimal	Any 64-Bit Value	All zeros	Specifies the LUT5/6 output function.



VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.

```
Library UNISIM;
use UNISIM.vcomponents.all;
-- LUT6_2: 6-input 2 output Look-Up Table
           Virtex-5/6, Spartan-6
-- Xilinx HDL Libraries Guide, version 11.2
LUT6_2_inst : LUT6_2
generic map (
   INIT => X"00000000000000000") -- Specify LUT Contents
port map (
   06 => 06,
              -- 6/5-LUT output (1-bit)
   O5 => O5, -- 5-LUT output (1-bit)
   IO => IO, -- LUT input (1-bit)
   I1 => I1, -- LUT input (1-bit)
I2 => I2, -- LUT input (1-bit)
   I3 => I3, -- LUT input (1-bit)
              -- LUT input (1-bit)
-- LUT input (1-bit)
   I4 => I4,
   I5 => I5
);
-- End of LUT6_2_inst instantiation
```

Verilog Instantiation Template

```
// LUT6_2: 6-input, 2 output Look-Up Table
// Virtex-5, Virtex-6, Spartan-6
// Xilinx HDL Libraries Guide, version 11.2

LUT6_2 #(
    .INIT(64'h0000000000000000) // Specify LUT Contents
) LUT6_2_inst (
    .06(06), // 6/5-LUT output (1-bit)
    .05(05), // 5-LUT output (1-bit)
    .IO(IO), // LUT input (1-bit)
    .I1(I1), // LUT input (1-bit)
    .I2(I2), // LUT input (1-bit)
    .I3(I3), // LUT input (1-bit)
    .I4(I4), // LUT input (1-bit)
    .I5(I5) // LUT input (1-bit)
);


// End of LUT6_2_inst instantiation
```

- See the Spartan-6 FPGA Configurable Logic Block User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



LUT6_D

Primitive: 6-Input Lookup Table with General and Local Outputs



X10947

Introduction

This design element is a six-input, one-output look-up table (LUT) that can either act as an asynchronous 64-bit ROM (with 6-bit addressing) or implement any 6-input logic function. LUTs are the basic logic building blocks and are used to implement most logic functions of the design. A LUT6 is mapped to one of the four look-up tables in the slice. The functionality of the LUT6, LUT6_L and LUT6_D is the same. However, the LUT6_L and LUT6_D allow the additional specification to connect the LUT6 output signal to an internal slice, or CLB connection, using the LO output. The LUT6_L specifies that the only connections from the LUT6 will be within a slice, or CLB, while the LUT6_D allows the specification to connect the output of the LUT to both inter-slice/CLB logic and external logic as well. The LUT6 does not state any specific output connections and should be used in all cases except where internal slice or CLB signal connections must be implicitly specified.

The INIT parameter for the FPGA LUT primitive is what gives the LUT its logical value. By default, this value is zero, thus driving the output to a zero regardless of the input values (acting as a ground). However, in most cases a new INIT value must be determined in order to specify the logic function for the LUT primitive. There are at least two methods by which the LUT value can be determined:

The Logic Table Method -A common method to determine the desired INIT value for a LUT is using a logic table. To do so, simply create a binary logic table of all possible inputs, specify the desired logic value of the output and then create the INIT string from those output values.

The Equation Method -Another method to determine the LUT value is to define parameters for each input to the LUT that correspond to their listed truth value and use those to build the logic equation you are after. This method is easier to understand once you have grasped the concept and more is self-documenting that the above method. However, this method does require the code to first specify the appropriate parameters.

Inputs					Outputs		
15	14	13	12	l1	10	0	LO
0	0	0	0	0	0	INIT[0]	INIT[0]
0	0	0	0	0	1	INIT[1]	INIT[1]
0	0	0	0	1	0	INIT[2]	INIT[2]



Inputs						Outputs	Outputs		
15	14	13	12	11	10	0	LO		
0	0	0	0	1	1	INIT[3]	INIT[3]		
0	0	0	1	0	0	INIT[4]	INIT[4]		
0	0	0	1	0	1	INIT[5]	INIT[5]		
0	0	0	1	1	0	INIT[6]	INIT[6]		
0	0	0	1	1	1	INIT[7]	INIT[7]		
0	0	1	0	0	0	INIT[8]	INIT[8]		
0	0	1	0	0	1	INIT[9]	INIT[9]		
0	0	1	0	1	0	INIT[10]	INIT[10]		
0	0	1	0	1	1	INIT[11]	INIT[11]		
0	0	1	1	0	0	INIT[12]	INIT[12]		
0	0	1	1	0	1	INIT[13]	INIT[13]		
0	0	1	1	1	0	INIT[14]	INIT[14]		
0	0	1	1	1	1	INIT[15]	INIT[15]		
0	1	0	0	0	0	INIT[16]	INIT[16]		
0	1	0	0	0	1	INIT[17]	INIT[17]		
0	1	0	0	1	0	INIT[18]	INIT[18]		
0	1	0	0	1	1	INIT[19]	INIT[19]		
0	1	0	1	0	0	INIT[20]	INIT[20]		
0	1	0	1	0	1	INIT[21]	INIT[21]		
0	1	0	1	1	0	INIT[22]	INIT[22]		
0	1	0	1	1	1	INIT[23]	INIT[23]		
0	1	1	0	0	0	INIT[24]	INIT[24]		
0	1	1	0	0	1	INIT[25]	INIT[25]		
0	1	1	0	1	0	INIT[26]	INIT[26]		
0	1	1	0	1	1	INIT[27]	INIT[27]		
0	1	1	1	0	0	INIT[28]	INIT[28]		
0	1	1	1	0	1	INIT[29]	INIT[29]		
0	1	1	1	1	0	INIT[30]	INIT[30]		
0	1	1	1	1	1	INIT[31]	INIT[31]		
1	0	0	0	0	0	INIT[32]	INIT[32]		
1	0	0	0	0	1	INIT[33]	INIT[33]		
1	0	0	0	1	0	INIT[34]	INIT[34]		
1	0	0	0	1	1	INIT[35]	INIT[35]		
1	0	0	1	0	0	INIT[36]	INIT[36]		
1	0	0	1	0	1	INIT[37]	INIT[37]		
1	0	0	1	1	0	INIT[38]	INIT[38]		
1	0	0	1	1	1	INIT[39]	INIT[39]		
1	0	1	0	0	0	INIT[40]	INIT[40]		



Inputs			Outputs				
15	14	13	12	I1	10	0	LO
1	0	1	0	0	1	INIT[41]	INIT[41]
1	0	1	0	1	0	INIT[42]	INIT[42]
1	0	1	0	1	1	INIT[43]	INIT[43]
1	0	1	1	0	0	INIT[44]	INIT[44]
1	0	1	1	0	1	INIT[45]	INIT[45]
1	0	1	1	1	0	INIT[46]	INIT[46]
1	0	1	1	1	1	INIT[47]	INIT[47]
1	1	0	0	0	0	INIT[48]	INIT[48]
1	1	0	0	0	1	INIT[49]	INIT[49]
1	1	0	0	1	0	INIT[50]	INIT[50]
1	1	0	0	1	1	INIT[51]	INIT[51]
1	1	0	1	0	0	INIT[52]	INIT[52]
1	1	0	1	0	1	INIT[53]	INIT[53]
1	1	0	1	1	0	INIT[54]	INIT[54]
1	1	0	1	1	1	INIT[55]	INIT[55]
1	1	1	0	0	0	INIT[56]	INIT[56]
1	1	1	0	0	1	INIT[57]	INIT[57]
1	1	1	0	1	0	INIT[58]	INIT[58]
1	1	1	0	1	1	INIT[59]	INIT[59]
1	1	1	1	0	0	INIT[60]	INIT[60]
1	1	1	1	0	1	INIT[61]	INIT[61]
1	1	1	1	1	0	INIT[62]	INIT[62]
1	1	1	1	1	1	INIT[63]	INIT[63]
INIT = B	inary equiv	alent of the he	xadecimal nun	nber assigned t	o the INIT attr	ribute	

Port Description

Name	Direction	Width	Function
O6	Output	1	6/5-LUT output
O5	Output	1	5-LUT output
I0, I1, I2, I3, I4, I5	Input	1	LUT inputs

Design Entry Method

Instantiation	Yes	
Inference	Recommended	
CORE Generator™ and wizards	No	
Macro support	No	



Available Attributes

Attribute	Туре	Allowed Values	Default	Description
INIT	Hexadecimal	Any 64-Bit Value	All zeros	Specifies the logic value for the look-up tables.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.

```
Library UNISIM;
use UNISIM.vcomponents.all;

-- LUT6: 6-input Look-Up Table with general output
-- Virtex-5/6, Spartan-6
-- Xilinx HDL Libraries Guide, version 11.2

LUT6_inst: LUT6
generic map (
    INIT => X"00000000000000000") -- Specify LUT Contents
port map (
    O => O, -- LUT general output
    I0 => I0, -- LUT input
    I1 => I1, -- LUT input
    I2 => I2, -- LUT input
    I3 => I3, -- LUT input
    I4 => I4, -- LUT input
    I5 => I5 -- LUT input
    I5 => I5 -- LUT input
    If => If -- LUT input
    If -- LUT
```

Verilog Instantiation Template

```
// LUT6: 6-input Look-Up Table with general output
// Virtex-5, Virtex-6, Spartan-6
// Xilinx HDL Libraries Guide, version 11.2

LUT6 #(
    .INIT(64'h000000000000000) // Specify LUT Contents
) LUT6_inst (
    .0(0), // LUT general output
    .I0(I0), // LUT input
    .I1(I1), // LUT input
    .I2(I2), // LUT input
    .I3(I3), // LUT input
    .I4(I4), // LUT input
    .I5(I5) // LUT input
);


// End of LUT6_inst instantiation
```

- See the Spartan-6 FPGA Configurable Logic Block User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



LUT6_L

Primitive: 6-Input Lookup Table with Local Output



X10948

Introduction

This design element is a 6-input, 1-output look-up table (LUT) that can either act as an asynchronous 64-bit ROM (with 6-bit addressing) or implement any 6-input logic function. LUTs are the basic logic building blocks and are used to implement most logic functions of the design. A LUT6 is mapped to one of the four look-up tables in the slice. The functionality of the LUT6, LUT6_L and LUT6_D is the same. However, the LUT6_L and LUT6_D allow the additional specification to connect the LUT6 output signal to an internal slice, or CLB connection, using the LO output. The LUT6_L specifies that the only connections from the LUT6 are within a slice, or CLB, while the LUT6_D allows the specification to connect the output of the LUT to both inter-slice/CLB logic and external logic as well. The LUT6 does not state any specific output connections and should be used in all cases except where internal slice or CLB signal connections must be implicitly specified.

The INIT parameter for the FPGA LUT primitive is what gives the LUT its logical value. By default, this value is zero, thus driving the output to a zero regardless of the input values (acting as a ground). However, in most cases a new INIT value must be determined in order to specify the logic function for the LUT primitive. There are at least two methods by which the LUT value can be determined:

The Logic Table Method -A common method to determine the desired INIT value for a LUT is using a logic table. To do so, simply create a binary truth table of all possible inputs, specify the desired logic value of the output and then create the INIT string from those output values.

The Equation Method -Another method to determine the LUT value is to define parameters for each input to the LUT that correspond to their listed truth value and use those to build the logic equation you are after. This method is easier to understand once you have grasped the concept and is more self-documenting that the above method. However, this method does require the code to first specify the appropriate parameters.

Inputs						Outputs
15	14	13	12	I1	10	LO
0	0	0	0	0	0	INIT[0]
0	0	0	0	0	1	INIT[1]



Inputs						Outputs
I 5	14	13	12	I1	10	LO
0	0	0	0	1	0	INIT[2]
0	0	0	0	1	1	INIT[3]
0	0	0	1	0	0	INIT[4]
0	0	0	1	0	1	INIT[5]
0	0	0	1	1	0	INIT[6]
0	0	0	1	1	1	INIT[7]
0	0	1	0	0	0	INIT[8]
0	0	1	0	0	1	INIT[9]
0	0	1	0	1	0	INIT[10]
0	0	1	0	1	1	INIT[11]
0	0	1	1	0	0	INIT[12]
0	0	1	1	0	1	INIT[13]
0	0	1	1	1	0	INIT[14]
0	0	1	1	1	1	INIT[15]
0	1	0	0	0	0	INIT[16]
0	1	0	0	0	1	INIT[17]
0	1	0	0	1	0	INIT[18]
0	1	0	0	1	1	INIT[19]
0	1	0	1	0	0	INIT[20]
0	1	0	1	0	1	INIT[21]
0	1	0	1	1	0	INIT[22]
0	1	0	1	1	1	INIT[23]
0	1	1	0	0	0	INIT[24]
0	1	1	0	0	1	INIT[25]
0	1	1	0	1	0	INIT[26]
0	1	1	0	1	1	INIT[27]
0	1	1	1	0	0	INIT[28]
0	1	1	1	0	1	INIT[29]
0	1	1	1	1	0	INIT[30]
0	1	1	1	1	1	INIT[31]
1	0	0	0	0	0	INIT[32]
1	0	0	0	0	1	INIT[33]
1	0	0	0	1	0	INIT[34]
1	0	0	0	1	1	INIT[35]
1	0	0	1	0	0	INIT[36]
1	0	0	1	0	1	INIT[37]
1	0	0	1	1	0	INIT[38]
1	0	0	1	1	1	INIT[39]



Inputs						Outputs
15	14	13	12	11	10	LO
1	0	1	0	0	0	INIT[40]
1	0	1	0	0	1	INIT[41]
1	0	1	0	1	0	INIT[42]
1	0	1	0	1	1	INIT[43]
1	0	1	1	0	0	INIT[44]
1	0	1	1	0	1	INIT[45]
1	0	1	1	1	0	INIT[46]
1	0	1	1	1	1	INIT[47]
1	1	0	0	0	0	INIT[48]
1	1	0	0	0	1	INIT[49]
1	1	0	0	1	0	INIT[50]
1	1	0	0	1	1	INIT[51]
1	1	0	1	0	0	INIT[52]
1	1	0	1	0	1	INIT[53]
1	1	0	1	1	0	INIT[54]
1	1	0	1	1	1	INIT[55]
1	1	1	0	0	0	INIT[56]
1	1	1	0	0	1	INIT[57]
1	1	1	0	1	0	INIT[58]
1	1	1	0	1	1	INIT[59]
1	1	1	1	0	0	INIT[60]
1	1	1	1	0	1	INIT[61]
1	1	1	1	1	0	INIT[62]
1	1	1	1	1	1	INIT[63]
INIT = Bir	nary equivalen	t of the hexadeci	mal number assig	ned to the INIT attr	ribute	

Port Description

Name	Direction	Width	Function
LO	Output	1	6/5-LUT output or internal CLB connection
I0, I1, I2, I3, I4, I5	Input	1	LUT inputs

Design Entry Method

Instantiation	Yes	
Inference	Recommended	
CORE Generator™ and wizards	No	
Macro support	No	



Available Attributes

Attribute	Туре	Allowed Values	Default	Description
INIT	Hexadecimal	Any 64-Bit Value	All zeros	Specifies the logic value for the look-up tables.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.

```
Library UNISIM;
use UNISIM.vcomponents.all;

-- LUT6: 6-input Look-Up Table with general output
-- Virtex-5/6, Spartan-6
-- Xilinx HDL Libraries Guide, version 11.2

LUT6_inst: LUT6
generic map (
    INIT => X"00000000000000000") -- Specify LUT Contents
port map (
    O => O, -- LUT general output
    I0 => I0, -- LUT input
    I1 => I1, -- LUT input
    I2 => I2, -- LUT input
    I3 => I3, -- LUT input
    I4 => I4, -- LUT input
    I5 => I5 -- LUT input
    I5 => I5 -- LUT input
    If => If -- LUT input
    If -- LUT
```

Verilog Instantiation Template

```
// LUT6: 6-input Look-Up Table with general output
// Virtex-5, Virtex-6, Spartan-6
// Xilinx HDL Libraries Guide, version 11.2

LUT6 #(
    .INIT(64'h000000000000000) // Specify LUT Contents
) LUT6_inst (
    .0(0), // LUT general output
    .I0(I0), // LUT input
    .I1(I1), // LUT input
    .I2(I2), // LUT input
    .I3(I3), // LUT input
    .I4(I4), // LUT input
    .I5(I5) // LUT input
);

// End of LUT6_inst instantiation
```

- See the Spartan-6 FPGA Configurable Logic Block User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



MUXF7

Primitive: 2-to-1 Look-Up Table Multiplexer with General Output



Introduction

This design element provides a multiplexer function for use in creating a function-of-7 look-up table or an 8-to-1 multiplexer in combination with the associated look-up tables. Local outputs (LO) of MUXF6 are connected to the I0 and I1 inputs of the MUXF7. The S input is driven from any internal net. When Low, S selects I0. When High, S selects I1.

The variants, "MUXF7_D" and "MUXF7_L", provide additional types of outputs that can be used by different timing models for more accurate pre-layout timing estimation.

Logic Table

Inputs			Outputs
S	10	I1	О
0	10	Χ	Ю
1	X	I1	I1
X	0	0	0
X	1	1	1

Port Descriptions

Port	Direction	Width	Function
О	Output	1	Output of MUX to general routing
10	Input	1	Input (tie to MUXF6 LO out)
I1	Input	1	Input (tie to MUXF6 LO out)
S	Input	1	Input select to MUX

Instantiation	Yes
Inference	Recommended
CORE Generator TM and wizards	No
Macro support	No



Unless they already exist, copy the following two statements and paste them before the entity declaration.

Verilog Instantiation Template

- See the Spartan-6 FPGA Configurable Logic Block User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



MUXF7 D

Primitive: 2-to-1 Look-Up Table Multiplexer with Dual Output



Introduction

This design element provides a multiplexer function for use in creating a function-of-7 look-up table or a 16-to-1 multiplexer in combination with the associated look-up tables. Local outputs (LO) of MUXF6 are connected to the I0 and I1 inputs of the MUXF7. The S input is driven from any internal net. When Low, S selects I0. When High, S selects I1.

Outputs O and LO are functionally identical. The O output is a general interconnect. The LO output connects to other inputs in the same CLB slice.

Logic Table

Inputs			Outputs	
S	10	I1	0	LO
0	10	Χ	10	10
1	Χ	I1	I1	I1
Χ	0	0	0	0
X	1	1	1	1

Port Descriptions

Port	Direction	Width	Function
О	Output	1	Output of MUX to general routing
LO	Output	1	Output of MUX to local routing
10	Input	1	Input (tie to MUXF6 LO out)
I1	Input	1	Input (tie to MUXF6 LO out)
S	Input	1	Input select to MUX

Instantiation	Yes
Inference	Recommended
CORE Generator™ and wizards	No
Macro support	No



Unless they already exist, copy the following two statements and paste them before the entity declaration.

```
Library UNISIM;
use UNISIM.vcomponents.all;

-- MUXF7_D: CLB MUX to tie two MUXF6's together with general and local outputs
-- For use with all FPGAs
-- Xilinx HDL Libraries Guide, version 11.2

MUXF7_D_inst: MUXF7_D
port map (
   LO => LO, -- Ouptut of MUX to local routing
   O => O, -- Output of MUX to general routing
   IO => IO, -- Input (tie to MUXF6 LO out or LUT6 O6 pin)
   II => II, -- Input (tie to MUXF6 LO out or LUT6 O6 pin)
   S => S -- Input select to MUX
);

-- End of MUXF7_D_inst instantiation
```

Verilog Instantiation Template

- See the Spartan-6 FPGA Configurable Logic Block User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



MUXF7 L

Primitive: 2-to-1 look-up table Multiplexer with Local Output



Introduction

This design element provides a multiplexer function for use in creating a function-of-7 look-up table or a 16-to-1 multiplexer in combination with the associated look-up tables. Local outputs (LO) of MUXF6 are connected to the I0 and I1 inputs of the MUXF7. The S input is driven from any internal net. When Low, S selects I0. When High, S selects I1.

The LO output connects to other inputs in the same CLB slice.

Logic Table

Inputs	Output		
S	10	I1	LO
0	I0	X	10
1	X	I1	I1
Χ	0	0	0
X	1	1	1

Port Descriptions

Port	Direction	Width	Function
LO	Output	1	Output of MUX to local routing
10	Input	1	Input
I1	Input	1	Input
S	Input	1	Input select to MUX

Instantiation	Yes
Inference	Recommended
CORE Generator™ and wizards	No
Macro support	No



Unless they already exist, copy the following two statements and paste them before the entity declaration.

```
Library UNISIM;
use UNISIM.vcomponents.all;

-- MUXF7_L: CLB MUX to tie two MUXF6's together with local output
-- For use with all FPGAs
-- Xilinx HDL Libraries Guide, version 11.2

MUXF7_L_inst: MUXF7_L
port map (
   LO => LO, -- Output of MUX to local routing
   IO => IO, -- Input (tie to MUXF6 LO out or LUT6 O6 pin)
   I1 => I1, -- Input (tie to MUXF6 LO out or LUT6 O6 pin)
   S => S -- Input select to MUX
);

-- End of MUXF7_L_inst instantiation
```

Verilog Instantiation Template

- See the Spartan-6 FPGA Configurable Logic Block User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



MUXF8

Primitive: 2-to-1 Look-Up Table Multiplexer with General Output



Introduction

This design element provides a multiplexer function in eight slices for creating a function-of-8 look-up table or a 16-to-1 multiplexer in combination with the associated look-up tables, MUXF5s, MUXF6s, and MUXF7s. Local outputs (LO) of MUXF7 are connected to the I0 and I1 inputs of the MUXF8. The S input is driven from any internal net. When Low, S selects I0. When High, S selects I1.

Logic Table

Inputs			Outputs
S	10	I 1	0
0	I0	X	IO
1	X	I1	I1
Χ	0	0	0
X	1	1	1

Port Descriptions

Port	Direction	Width	Function
О	Output	1	Output of MUX to general routing
10	Input	1	Input (tie to MUXF7 LO out)
I1	Input	1	Input (tie to MUXF7 LO out)
S	Input	1	Input select to MUX

Instantiation	Yes
Inference	Recommended
CORE Generator™ and wizards	No
Macro support	No



Unless they already exist, copy the following two statements and paste them before the entity declaration.

Verilog Instantiation Template

- See the Spartan-6 FPGA Configurable Logic Block User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



MUXF8 D

Primitive: 2-to-1 Look-Up Table Multiplexer with Dual Output



Introduction

This design element provides a multiplexer function in eight slices for creating a function-of-8 look-up table or a 32-to-1 multiplexer in combination with the associated four look-up tables and two MUXF8s. Local outputs (LO) of MUXF7 are connected to the I0 and I1 inputs of the MUXF8. The S input is driven from any internal net. When Low, S selects I0. When High, S selects I1.

Outputs O and LO are functionally identical. The O output is a general interconnect. The LO output connects to other inputs in the same CLB slice.

Logic Table

Inputs		Outputs		
S	10	11	0	LO
0	10	X	10	10
1	Χ	I1	I1	I1
Χ	0	0	0	0
X	1	1	1	1

Port Descriptions

Port	Direction	Width	Function
0	Output	1	Output of MUX to general routing
LO	Output	1	Output of MUX to local routing
10	Input	1	Input (tie to MUXF7 LO out)
I1	Input	1	Input (tie to MUXF7 LO out)
S	Input	1	Input select to MUX

Instantiation	Yes
Inference	Recommended
CORE Generator™ and wizards	No
Macro support	No



Unless they already exist, copy the following two statements and paste them before the entity declaration.

```
Library UNISIM;
use UNISIM.vcomponents.all;

-- MUXF8_D: CLB MUX to tie two MUXF7's together with general and local outputs
-- For use with all FPGAs
-- Xilinx HDL Libraries Guide, version 11.2

MUXF8_D_inst: MUXF8_D
port map (
   LO => LO, -- Ouptut of MUX to local routing
   O => O, -- Output of MUX to general routing
   IO => IO, -- Input (tie to MUXF7 LO out)
   II => II, -- Input (tie to MUXF7 LO out)
   S => S -- Input select to MUX
);

-- End of MUXF8_D_inst instantiation
```

Verilog Instantiation Template

```
// MUXF8_D: CLB MUX to tie two MUXF7's together with general and local outputs
// For use with all FPGAs
// Xilinx HDL Libraries Guide, version 11.2

MUXF8_D MUXF8_D_inst (
    .LO(LO), // Ouptut of MUX to local routing
    .O(O), // Output of MUX to general routing
    .IO(IO), // Input (tie to MUXF7 LO out)
    .II(II), // Input (tie to MUXF7 LO out)
    .S(S) // Input select to MUX
);

// End of MUXF8_D_inst instantiation
```

- See the Spartan-6 FPGA Configurable Logic Block User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



MUXF8_L

Primitive: 2-to-1 Look-Up Table Multiplexer with Local Output



Introduction

This design element provides a multiplexer function in eight slices for creating a function-of-8 look-up table or a 32-to-1 multiplexer in combination with the associated four look-up tables and two MUXF8s. Local outputs (LO) of MUXF7 are connected to the I0 and I1 inputs of the MUXF8. The S input is driven from any internal net. When Low, S selects I0. When High, S selects I1.

The LO output connects to other inputs in the same CLB slice.

Logic Table

Inputs			Output
s	10	I1	LO
0	10	X	I0
1	X	I1	I1
X	0	0	0
X	1	1	1

Port Descriptions

Port	Direction	Width	Function
LO	Output	1	Output of MUX to local routing
10	Input	1	Input (tie to MUXF7 LO out)
I1	Input	1	Input (tie to MUXF7 LO out)
S	Input	1	Input select to MUX

Instantiation	Yes
Inference	Recommended
CORE Generator™ and wizards	No
Macro support	No



Unless they already exist, copy the following two statements and paste them before the entity declaration.

```
Library UNISIM;
use UNISIM.vcomponents.all;

-- MUXF8_L: CLB MUX to tie two MUXF7's together with local output
-- For use with all FPGAs
-- Xilinx HDL Libraries Guide, version 11.2

MUXF8_L_inst: MUXF8_L
port map (
   LO => LO, -- Output of MUX to local routing
   IO => IO, -- Input (tie to MUXF7 LO out)
   II => II, -- Input (tie to MUXF7 LO out)
   S => S -- Input select to MUX
);

-- End of MUXF8_L_inst instantiation
```

Verilog Instantiation Template

```
// MUXF8_L: CLB MUX to tie two MUXF7's together with local output
// For use with all FPGAs
// Xilinx HDL Libraries Guide, version 11.2

MUXF8_L MUXF8_L_inst (
    .LO(LO), // Output of MUX to local routing
    .IO(IO), // Input (tie to MUXF7 LO out)
    .II(II), // Input (tie to MUXF7 LO out)
    .S(S) // Input select to MUX
);

// End of MUXF8_L_inst instantiation
```

- See the Spartan-6 FPGA Configurable Logic Block User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



OBUF

Primitive: Output Buffer



Introduction

This design element is a simple output buffer used to drive output signals to the FPGA device pins that do not need to be 3-stated (constantly driven). Either an OBUF, OBUFT, OBUFDS, or OBUFTDS must be connected to every output port in the design.

This element isolates the internal circuit and provides drive current for signals leaving a chip. It exists in input/output blocks (IOB). Its output (O) is connected to an OPAD or an IOPAD. The interface standard used by this element is LVTTL. Also, this element has selectable drive and slew rates using the DRIVE and SLOW or FAST constraints. The defaults are DRIVE=12 mA and SLOW slew.

Port Descriptions

Port	Direction	Width	Function
0	Output	1	Output of OBUF to be connected directly to top-level output port.
I	Input	1	Input of OBUF. Connect to the logic driving the output port.

Design Entry Method

Instantiation	Yes
Inference	Recommended
CORE Generator™ and wizards	No
Macro support	No

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
IOSTANDARD	String	See Data Sheet	"DEFAULT"	Assigns an I/O standard to the element.



Unless they already exist, copy the following two statements and paste them before the entity declaration.

Verilog Instantiation Template

- See the Spartan-6 FPGA SelectIO Resources User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



OBUFDS

Primitive: Differential Signaling Output Buffer

Introduction

This design element is a single output buffer that supports low-voltage, differential signaling (1.8 v CMOS). OBUFDS isolates the internal circuit and provides drive current for signals leaving the chip. Its output is represented as two distinct ports (O and OB), one deemed the "master" and the other the "slave." The master and the slave are opposite phases of the same logical signal (for example, MYNET and MYNETB).

Logic Table

Inputs	Outputs	
I	О	ОВ
0	0	1
1	1	0

Port Descriptions

Port	Direction	Width	Function
О	Output	1	Diff_p output (connect directly to top level port)
ОВ	Output	1	Diff_n output (connect directly to top level port)
I	Input	1	Buffer input

Design Entry Method

Instantiation	Recommended
Inference	No
CORE Generator™ and wizards	No
Macro support	No

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
IOSTANDARD	String	See Data Sheet	"DEFAULT"	Assigns an I/O standard to the element.



Unless they already exist, copy the following two statements and paste them before the entity declaration.

Verilog Instantiation Template

- See the Spartan-6 FPGA SelectIO Resources User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



OBUFT

Primitive: 3-State Output Buffer with Active Low Output Enable

OBUFT O

Introduction

This design element is a single, 3-state output buffer with input I, output O, and active-Low output enables (T). This element uses the LVTTL standard and has selectable drive and slew rates using the DRIVE and SLOW or FAST constraints. The defaults are DRIVE=12 mA and SLOW slew.

When T is Low, data on the inputs of the buffers is transferred to the corresponding outputs. When T is High, the output is high impedance (off or Z state). OBUFTs are generally used when a single-ended output is needed with a 3-state capability, such as the case when building bidirectional I/O.

Logic Table

Inputs	Outputs	
Т	1	0
1	X	Z
0	I	F

Port Descriptions

Port	Direction	Width Function	
0	Output	1	Buffer output (connect directly to top-level port)
I	Input	1	Buffer input
Т	Input	1	3-state enable input

Design Entry Method

Instantiation	Yes
Inference	Recommended
CORE Generator™ and wizards	No
Macro support	No

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
IOSTANDARD	String	See Data Sheet	"DEFAULT"	Assigns an I/O standard to the element.



Unless they already exist, copy the following two statements and paste them before the entity declaration.

```
Library UNISIM;
use UNISIM.vcomponents.all;
-- OBUFT: Single-ended 3-state Output Buffer
         All devices
-- Xilinx HDL Libraries Guide, version 11.2
OBUFT_inst : OBUFT
generic map (
  DRIVE => 12,
   IOSTANDARD => "DEFAULT",
  SLEW => "SLOW")
port map (
  0 => 0,
               -- Buffer output (connect directly to top-level port)
           -- Buffer input
-- 3-state enable input
  I => I,
  T => T
);
-- End of OBUFT_inst instantiation
```

Verilog Instantiation Template

- See the Spartan-6 FPGA SelectIO Resources User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



OBUFTDS

Primitive: 3-State Output Buffer with Differential Signaling, Active-Low Output Enable

Introduction

This design element is an output buffer that supports low-voltage, differential signaling. For the OBUFTDS, a design level interface signal is represented as two distinct ports (O and OB), one deemed the "master" and the other the "slave." The master and the slave are opposite phases of the same logical signal (for example, MYNET_P and MYNET_N).

Logic Table

Inputs		Outputs		
I	Т	0	ОВ	
X	1	Z	Z	
0	0	0	1	
1	0	1	0	

Port Descriptions

Port	Direction	Width	Function
О	Output	1	Diff_p output (connect directly to top level port)
ОВ	Output	1	Diff_n output (connect directly to top level port)
I	Input	1	Buffer input
T	Input	1	3-state enable input

Design Entry Method

Instantiation	Recommended	
Inference	No	
CORE Generator™ and wizards	No	
Macro support	No	

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
IOSTANDARD	String	See Data Sheet	"DEFAULT"	Assigns an I/O standard to the element.



Unless they already exist, copy the following two statements and paste them before the entity declaration.


Verilog Instantiation Template

- See the Spartan-6 FPGA SelectIO Resources User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



ODDR2

Primitive: Dual Data Rate Output D Flip-Flop with Optional Data Alignment, Clock Enable and Programmable Synchronous or Asynchronous Set/Reset



Introduction

The design element is an output double data rate (DDR) register useful in producing double data rate signals exiting the FPGA. The ODDR2 requires two clocks (C0 and C1) to be connected to the component so that data is provided at the positive edge of both clocks. The ODDR2 features an active high clock enable port, CE, which can be used to suspend the operation of the registers and both set and reset ports that can be configured to be synchronous or asynchronous to the respective clocks. The ODDR2 has an optional alignment feature, which allows data to be captured by a single clock and clocked out by two clocks.

Logic Table

Inputs					Outputs		
S	R	CE	D0	D1	C0	C1	0
1	Х	Х	Χ	Х	Х	Х	1
0	1	Х	Х	Х	Х	Х	not INIT
0	0	0	Х	Х	Х	Х	No Change
0	0	1	D0	Х	1	Х	D0
0	0	1	X	D1	Х	1	D1
Set/Rese	et can be synchro	onous via SRTYI	E value	L	<u> </u>	l	l

Instantiation	Recommended	
Inference	No	
CORE Generator™ and wizards	No	
Macro support	No	



Available Attributes

Attribute	Туре	Allowed Values	Default	Descriptions
DDR_ALIGNMENT	String	"NONE", "C0", "C1"	"NONE"	Sets the input capture behavior for the DDR register. "NONE" clocks in data to the D0 input on the positive transition of the C0 clock and D1 on the positive transition of the C1 clock. "C0" allows the input clocking of both D0 and D1 align to the positive edge of the C0 clock. "C1" allows the input clocking of both D0 and D1 align to the positive edge of the C1 clock.
INIT	Integer	0, 1	0	Sets initial state of the Q0 output to 0 or 1.
SRTYPE	String	"SYNC", "ASYNC"	"SYNC"	Specifies "SYNC" or "ASYNC" set/reset.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.

```
Library UNISIM;
use UNISIM.vcomponents.all;
-- ODDR2: Output Double Data Rate Output Register with Set, Reset
           and Clock Enable.
           Spartan-3E/3A/6
-- Xilinx HDL Libraries Guide, version 11.2
ODDR2_inst : ODDR2
generic map(
   DDR_ALIGNMENT => "NONE", -- Sets output alignment to "NONE", "CO", "C1"
   INIT => '0', -- Sets initial state of the Q output to '0' or '1'
   SRTYPE => "SYNC") -- Specifies "SYNC" or "ASYNC" set/reset
port map (
   0 => 0, -- 1-bit output data
   C0 => C0, -- 1-bit clock input
C1 => C1, -- 1-bit clock input
   CE => CE, -- 1-bit clock enable input
   D0 => D0, -- 1-bit data input (associated with C0)
D1 => D1, -- 1-bit data input (associated with C1)
R => R, -- 1-bit reset input
               -- 1-bit set input
   S => S
-- End of ODDR2_inst instantiation
```

Verilog Instantiation Template

```
// ODDR2: Output Double Data Rate Output Register with Set, Reset
// and Clock Enable.
// Spartan-3E/3A/6
// Xilinx HDL Libraries Guide, version 11.2

ODDR2 #(
    .DDR_ALIGNMENT("NONE"), // Sets output alignment to "NONE", "CO" or "Cl"
    .INIT(1'b0), // Sets initial state of the Q output to 1'b0 or 1'b1
    .SRTYPE("SYNC") // Specifies "SYNC" or "ASYNC" set/reset
) ODDR2_inst (
    .QQQ), // 1-bit DDR output data
    .CO(CO), // 1-bit clock input
    .C1(C1), // 1-bit clock input
    .CE(CE), // 1-bit clock enable input
    .DO(DO), // 1-bit data input (associated with CO)
    .D1(D1), // 1-bit data input (associated with C1)
    .R(R), // 1-bit reset input
);
```




// End of ODDR2_inst instantiation

- See the Spartan-6 FPGA Configurable Logic Block User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



OR₂L

Primitive: Two input OR gate implemented in place of a Slice Latch



Introduction

This element allows the specification of a configurable Slice Latch to take the function of a two input OR gate (see Logic Table). The use of this element can reduce logic levels and increase logic density of the part by trading off register/latch resources for logic. Xilinx suggests caution when using this component as it can affect register packing and density since specifying one or more e AND2B1L or OR2L components in a Slice disallows the use of the remaining registers and latches.

Logic Table

Inputs	Outputs	
DI	SRI	0
0	0	0
0	1	1
1	0	1
1	1	1

Port Descriptions

Port	Туре	Width	Function
О	Output	1	Output of the OR gate.
DI	Input	1	Active high input that is generally connected to sourcing LUT located in the same Slice.
SRI	Input	1	Active low input that is generally source from outside of the Slice.
			Note To allow more than one AND2B1L or OR2B1L to be packed into a single Slice, a common signal must be connected to this input.

Design Entry Method


Instantiation	Recommended
Inference	No
CORE Generator™ and wizards	No
Macro support	No

- See the Spartan-6 FPGA SelectIO Resources User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



OSERDES2

Primitive: Dedicated IOB Output Serializer



Introduction

Use the OSERDES primitive to easily implement a source synchronous interface. This device helps you by saving logic resources that would otherwise be implemented in the FPGA fabric. It also avoids additional timing complexities that you might encounter when you are designing circuitry in the FPGA fabric. This element contains multiple clock inputs to accommodate various applications, and will work in conjunction with the SelectIO features of Xilinx FPGAs.



Port Descriptions

Port	Туре	Width	Function	
CLKDIV	Input	1	Global clock network input. This is the clock for the fabric domain.	
CLK0	Input	1	Optionally Invertible IO Clock network input. This is the primary clock input used when the clock doubler circuit is not engaged. See DATA_RATE attribute for more information.	
CLK1	Input	1	IO Clock network input. Optionally Invertible. Timing.	
D1 - D4	Input	1	CLK1 should be 180 degrees out of phase with CLK0.	
IOCE	Input	1	Transfer Out enable signal derived from BUFIO CE. This is the strobe that determines when the input data is sampled.	
OCE	Input	1	Clock enable for data inputs.	
OQ	Output	1	Data path output to pad or IODELAY2.	
RST	Input	1	Shared Data/Tristate Reset pin. Asynchronous only.	
SHIFTIN1 - SHIFTIN2	Input	1	Cascade data input signals (dummy in Master). Used for DATA_WIDTHs greater than four.	
SHIFTIN3 - SHIFTIN4	Input	1	Differential data input Signals (dummy in Slave).	
SHIFTOUT1 - SHIFTOUT2	Output	1	Cascade data output signal (dummy in Slave). Used for DATA_WIDTHs greater than four.	
SHIFTOUT3 - SHIFTOUT4	Output	1	Differential data output signals (dummy in Master).	
TCE	Input	1	Clock enable for tristate inputs.	
TQ	Output	1	Tristate path output to pad or IODELAY2.	
TRAIN	Input	1	Enable use of the training pattern. The Train function is a means of specifying a fixed output pattern that is used to calibrate the receiver of the signal. This pin allows the fabric to control whether the output is that fixed pattern or the input data from the pins.	
T1 - T4	Input	1	Parallel 3-State Inputs - Ports T1 to T4 are the location in which all parallel 3-state signals enters the OSERDES2 module. This port is connected to the FPGA fabric, and can be configured from 1 to 4 bits. This feature is not supported in the extended width mode.	

Instantiation	Recommended
Inference	No
CORE Generator™ and wizards	No
Macro support	No



Available Attributes

Attribute	Туре	Allowed Values	Default	Description
DATA_RATE_OQ	String	"DDR", "SDR"	"DDR"	Data rate setting. Defines whether the data changes at every clock edge or every positive clock edge with respect to CLK.
DATA_RATE_OT	String	"DDR", "BUF", "SDR"	"DDR"	Tristate Data rate setting. Defines whether the 3-state changes at every clock edge, every positive clock edge, or buffer configuration with respect to CLK.
DATA_WIDTH	Integer	2, 1, 3, 4, 5, 6, 7, 8	2	Sets how many bits from the fabric to serialize to the IOB.
OUTPUT_MODE	String	"SINGLE_ENDED", "DIFFERENTIAL"	"SINGLE_ ENDED"	Output Mode.
SERDES_MODE	String	"MASTER", "SLAVE"	"MASTER"	Indicates whether SERDES is being used as a Master or Slave when cascaded.
TRAIN_PATTERN	Integer	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15	0	Training pattern. See comments for TRAIN pin.

VHDL Instantiation Template

```
-- OSERDES2: Dedicated IOB Output Serializer
            Spartan-6
-- Xilinx HDL Libraries Guide, version 11.2
OSERDES2_inst : OSERDES2
generic map (
  BYPASS_GCLK_FF => FALSE,
  DATA_RATE_OQ => "DDR",
                                 -- Data rate setting. Defines whether the data changes at every clock edge
                                 -- or every positive clock edge with respect to CLK.
                                 -- Tristate Data rate setting. Defines whether the 3-state changes at
   DATA_RATE_OT => "DDR",
                                  -- every clock edge, every positive clock edge, or buffer configuration
                                 -- with respect to CLK.
                                 -- Sets how many bits from the fabric to serialize to the IOB.
   DATA WIDTH => 2,
   OUTPUT_MODE => "SINGLE_ENDED", -- Output Mode.
   SERDES_MODE => "MASTER",
                                 -- Indicates whether SERDES is being used as a Master or Slave when
                                 -- cascaded.
  TRAIN PATTERN => 0
                                 -- Training pattern. See comments with TRAIN pin.
port map (
  00 => 00,
                           -- 1-bit Data path output to pad or IODELAY2.
   -- SHIFTOUT1 - SHIFTOUT2: 1-bit (each) Cascade data output signal (dummy in Slave). Used for DATA_WIDTHs
   -- greater than 4.
   SHIFTOUT1 => SHIFTOUT1,
   SHIFTOUT2 => SHIFTOUT2,
   -- SHIFTOUT3 - SHIFTOUT4: 1-bit (each) Differential data output signal (dummy in Master).
   SHIFTOUT3 => SHIFTOUT3,
   SHIFTOUT4 => SHIFTOUT4,
   TQ => TQ,
                           -- 1-bit Tristate path output to pad or IODELAY2.
   CLK0 => CLK0,
                           -- 1-bit Optionally Invertible IO Clock network input. This is the primary clock
                           -- input used when the clock doubler circuit is not engaged (see DATA_RATE
                           -- attribute).
   CLK1 => CLK1,
                           -- 1-bit IO Clock network input. Optionally Invertible. Timing note: CLK1 should
                           -- be 180 degrees out of phase with CLKO.
  CLKDIV => CLKDIV.
                          -- 1-bit Global clock network input. This is the clock for the fabric domain.
   -- D1 - D4: 1-bit (each) Data input
   D1 => D1,
  D2 \Rightarrow D2
  D3 => D3,
   D4 => D4.
                          -- 1-bit "Transfer Out" enable signal derived from BUFIO CE. This is the strobe
   IOCE => IOCE,
                           -- that determines when the input data is sampled.
```



```
-- 1-bit Clock enable for data inputs.
   OCE => OCE,
  RST => RST,
                           -- 1-bit Shared Data/Tristate Reset pin. Asynchronous only.
   -- SHIFTIN1 - SHIFTIN2: 1-bit (each) Cascade data input signal (dummy in Master). Used for DATA_WIDTHs
   -- greater than 4.
   SHIFTIN1 => SHIFTIN1,
   SHIFTIN2 => SHIFTIN2,
   -- SHIFTIN3 - SHIFTIN4: 1-bit (each) Differential data input Signal (dummy in Slave).
  SHIFTIN3 => SHIFTIN3,
   SHIFTIN4 => SHIFTIN4,
   -- T1 - T4: 1-bit (each) Parallel 3-State Inputs - Ports T1 to T4 are the location in which all parallel
   -- 3-state signals enters the OSERDES2 module. This port is connected to the FPGA fabric, and can be
   -- configured from 1 to 4 bits. This feature is not supported in the extended width mode.
   T1 => T1,
  T2 => T2,
  T3 => T3,
   T4 \Rightarrow T4,
  TCE => TCE,
                           -- 1-bit Clock enable for tristate inputs.
  TRAIN => TRAIN
                           -- 1-bit Enable use of the training pattern. The "train" function is a means of
                           -- specifying a fixed output pattern that is used to calibrate the receiver of
                           -- the signal. This pin allows the fabric to control whether the output is that
                           -- fixed pattern or the input data from the pins.
);
```

-- End of OSERDES2_inst instantiation



Verilog Instantiation Template

```
// OSERDES2: Dedicated IOB Output Serializer
             Spartan-6
// Xilinx HDL Language Template, version 11.1
OSERDES2 #(
   .BYPASS GCLK FF("FALSE"),
                                 // Data rate setting. Defines whether the data changes at every clock edge
   .DATA_RATE_OQ("DDR"),
                                 // or every positive clock edge with respect to CLK.
   .DATA_RATE_OT("DDR"),
                                 // Tristate Data rate setting. Defines whether the 3-state changes at every
                                 // clock edge, every positive clock edge, or buffer configuration with
                                 // respect to CLK.
   .DATA_WIDTH(2),
                                 // Sets how many bits from the fabric to serialize to the IOB.
   .OUTPUT_MODE("SINGLE_ENDED"), // Output Mode.
   .SERDES_MODE("MASTER"),
                                 // Indicates whether SERDES is being used as a Master or Slave when
                                 // cascaded.
                                 \ensuremath{//} Training pattern. See comments with TRAIN pin.
   .TRAIN PATTERN(0)
OSERDES2_inst (
                          // 1-bit Data path output to pad or IODELAY2.
   .OQ(OQ),
   // SHIFTOUT1 - SHIFTOUT2: 1-bit (each) Cascade data output signal (dummy in Slave). Used for DATA_WIDTHs
   // greater than 4.
   .SHIFTOUT1(SHIFTOUT1),
   .SHIFTOUT2(SHIFTOUT2),
   // SHIFTOUT3 - SHIFTOUT4: 1-bit (each) Differential data output signal (dummy in Master).
   .SHIFTOUT3(SHIFTOUT3).
   .SHIFTOUT4(SHIFTOUT4),
   .TQ(TQ),
                          // 1-bit Tristate path output to pad or IODELAY2.
   .CLK0(CLK0),
                          // 1-bit Optionally Invertible IO Clock network input. This is the primary clock
                          // input used when the clock doubler circuit is not engaged (see DATA_RATE
                          // attribute).
   .CLK1(CLK1),
                          // 1-bit IO Clock network input. Optionally Invertible. Timing note: CLK1 should
                          // be 180 degrees out of phase with CLKO.
   .CLKDIV(CLKDIV),
                          // 1-bit Global clock network input. This is the clock for the fabric domain.
   // D1 - D4: 1-bit (each) Data input
   .D1(D1),
   .D2(D2),
   .D3(D3),
   .D4(D4),
                          // 1-bit "Transfer Out" enable signal derived from BUFIO CE. This is the strobe
   .IOCE(IOCE),
                          // that determines when the input data is sampled.
   .OCE(OCE).
                          // 1-bit Clock enable for data inputs.
                          // 1-bit Shared Data/Tristate Reset pin. Asynchronous only.
   // SHIFTIN1 - SHIFTIN2: 1-bit (each) Cascade data input signal (dummy in Master). Used for DATA_WIDTHs
   // greater than 4.
   .SHIFTIN1(SHIFTIN1),
   .SHIFTIN2(SHIFTIN2),
   // SHIFTIN3 - SHIFTIN4: 1-bit (each) Differential data input Signal (dummy in Slave).
   .SHIFTIN3(SHIFTIN3),
   .SHIFTIN4(SHIFTIN4),
   // T1 - T4: 1-bit (each) Parallel 3-State Inputs - Ports T1 to T4 are the location in which all parallel
   // 3-state signals enters the OSERDES2 module. This port is connected to the FPGA fabric, and can be
   // configured from 1 to 4 bits. This feature is not supported in the extended width mode.
   .T1(T1),
   .T2(T2),
   .T3(T3),
   .T4(T4),
   .TCE(TCE).
                          \ensuremath{//} 1-bit Clock enable for tristate inputs.
   .TRAIN(TRAIN)
                          // 1-bit Enable use of the training pattern. The "train" function is a means of
                          // specifying a fixed output pattern that is used to calibrate the receiver of the
                          // signal. This pin allows the fabric to control whether the output is that fixed
                          // pattern or the input data from the pins.
);
// End of OSERDES2_inst instantiation
```



- See the Spartan-6 FPGA SelectIO Resources User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



PCIE_A1

Primitive: PCI Express





Introduction

This design element is intended for use in conjunction with other resources located in the FPGA, such as the RocketIOTM transceiver, block RAMs, and various clocking resources. To implement an PCI EXPRESS® design using PCIE_A1, designers must use the CORE GeneratorTM software tool (part of the ISE® Design Suite) to create a LogiCORETM IP core for PCI EXPRESS designs. The LogiCORE IP instantiates the PCIE_A1 software primitive, connects the interfaces to the correct FPGA resources, sets all attributes, and presents a simple, user-friendly interface.

Design Entry Method


To instantiate this component, use the PCI EXPRESS® core or an associated core containing the component. Xilinx does not recommend direct instantiation of this component.

- See the Spartan-6 FPGA RocketIO GTP Transceivers User Guide.
- See the *LogiCORE™ IP Spartan-6 FPGA Integrated Endpoint Block v1.1 for PCI EXPRESS® User Guide.*
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



PLL_BASE

Primitive: Basic Phase Locked Loop Clock Circuit



Introduction

This design element is a direct sub-set of the PLL_ADV design element, an embedded Phase Locked Loop clock circuit that provides added capabilities for clock synthesis and management both within the FPGA and in circuits external to the FPGA. The PLL_BASE is provided in order to ease the integration for most PLL clocking circuits. However, this primitive does not contain all of the functionality that the PLL can possibly provide. This component allows the input clock to be phase shifted, multiplied and divided, and supports other features, such as modification of the duty cycle and jitter filtering.

Port Descriptions

Port	Direction	Width	Function			
	Clock Outputs/Inputs					
CLKOUT0-5	Output	1	One of six phase controlled output clocks from the PLL.			
CLKFBOUT	Output	1	Dedicated PLL feedback output used to determine how the PLL compensates clock network delay. Depending on the type of compensation desired, this output might or might not need to be connected.			
CLKIN	Input	1	Clock source input to the PLL. This pin can be driven by a dedicated clock pin to the FPGA, a DCM output clock pin, or a BUFG output.			
CLKFBIN	Input	1	Clock feedback input. This pin should only be sourced from the CLKFBOUT port.			
Status Outputs/Control Inputs						
LOCKED	Output	1	Synchronous output from the PLL that provides you with an indication the PLL has achieved phase alignment and is ready for operation.			
RST	Input	1	Asynchronous reset of the PLL.			

213



Design Entry Method

Instantiation	Recommended
Inference	No
CORE Generator™ and wizards	No
Macro support	No

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
COMPENSATION	String	"SYSTEM_ SYNCHRONOUS", "SOURCE_ SYNCHRONOUS"	"SYSTEM_ SYNCHRONOUS"	Specifies the PLL phase compensation for the incoming clock.SYSTEM_SYNCHRONOUS attempts to compensate all clock delay while SOURCE_SYNCHRONOUS is used when a clock is provided with data and thus phased with the clock.
BANDWIDTH	String	"HIGH", "LOW", "OPTIMIZED"	"OPTIMIZED"	Specifies the PLL programming algorithm affecting the jitter, phase margin and other characteristics of the PLL.
CLKOUT0_DIVIDE, CLKOUT1_DIVIDE, CLKOUT2_DIVIDE, CLKOUT3_DIVIDE, CLKOUT4_DIVIDE, CLKOUT5_DIVIDE	Integer	1 to 128	1	Specifies the amount to divide the associated CLKOUT clock output if a different frequency is desired. This number in combination with the FBCLKOUT_MULT value determines the output frequency.
CLKOUT0_PHASE, CLKOUT1_PHASE, CLKOUT2_PHASE, CLKOUT3_PHASE, CLKOUT4_PHASE, CLKOUT5_PHASE	Real	0.01 to 360.0	0.0	Allows specification of the output phase relationship of the associated CLKOUT clock output in number of degrees offset (i.e. 90 indicates a 90 degree or ¼ cycle offset phase offset while 180 indicates a 180 degree offset or ½ cycle phase offset).
CLKOUT0_DUTY_ CYCLE, CLKOUT1_DUTY_ CYCLE, CLKOUT2_DUTY_ CYCLE, CLKOUT3_DUTY_ CYCLE, CLKOUT4_DUTY_ CYCLE, CLKOUT5_DUTY_ CYCLE, CLKOUT5_DUTY_	Real	0.01 to 0.99	0.50	Specifies the Duty Cycle of the associated CLKOUT clock output in percentage (i.e. 0.50 generates a 50% duty cycle).
CLKFBOUT_MULT	Integer	1 to 64	1	Specifies the amount to multiply all CLKOUT clock outputs if a different frequency is desired. This number in combination with the associated CLKOUT#_DIVIDE value determines the output frequency.
DIVCLK_DIVIDE	Integer	1 to 52	1	Specifies the division ratio for all output clocks.



Attribute	Туре	Allowed Values	Default	Description
CLKFBOUT_PHASE	Real	0.0 to 360	0.0	Specifies the phase offset in degrees of the clock feedback output.
REF_JITTER	Real	0.000 to 0.999	0.100	The reference clock jitter is specified in terms of the UI which is a percentage of the reference clock. The number provided should be the maximum peak to peak value on the input clock.
CLKIN_PERIOD	Real	1.000 to 52.630	0.000	Specified the input period in ns to the PLL CLKIN input.

Unless they already exist, copy the following two statements and paste them before the entity declaration.

```
Library UNISIM;
use UNISIM.vcomponents.all;
-- PLL_BASE: Phase-Lock Loop Clock Circuit
               Virtex-5, Spartan-6
-- Xilinx HDL Libraries Guide, version 11.2
PLL_BASE_inst : PLL_BASE
generic map (
   BANDWIDTH => "OPTIMIZED", -- "HIGH", "LOW" or "OPTIMIZED"
   CLKFBOUT_MULT => 1, -- Multiplication factor for all output clocks
CLKFBOUT_PHASE => 0.0, -- Phase shift (degrees) of all output clocks
CLKIN_PERIOD => 0.000, -- Clock period (ns) of input clock on CLKIN
CLKOUT0_DIVIDE => 1, -- Division factor for CLKOUT0 (1 to 128)
   CLKOUT0_DUTY_CYCLE => 0.5, -- Duty cycle for CLKOUT0 (0.01 to 0.99)
   CLKOUTO_PHASE => 0.0, -- Phase shift (degrees) for CLKOUTO (0.0 to 360.0) CLKOUT1_DIVIDE => 1, -- Division factor for CLKOUT1 (1 to 128)
   CLKOUT1_DUTY_CYCLE => 0.5, -- Duty cycle for CLKOUT1 (0.01 to 0.99)
   CLKOUT1_PHASE => 0.0, -- Phase shift (degrees) for CLKOUT1 (0.0 to 360.0)
   CLKOUT2_DIVIDE => 1,
                                   -- Division factor for CLKOUT2 (1 to 128)
   CLKOUT2_DUTY_CYCLE => 0.5, -- Duty cycle for CLKOUT2 (0.01 to 0.99)
   CLKOUT2_PHASE => 0.0, -- Phase shift (degrees) for CLKOUT2 (0.0 to 360.0) CLKOUT3_DIVIDE => 1, -- Division factor for CLKOUT3 (1 to 128)
   CLKOUT3_DUTY_CYCLE => 0.5, -- Duty cycle for CLKOUT3 (0.01 to 0.99)
   CLKOUT3_PHASE => 0.0, -- Phase shift (degrees) for CLKOUT3 (0.0 to 360.0)
CLKOUT4_DIVIDE => 1 -- Division factor for CVCCCC (0.0 to 360.0)
                                   -- Division factor for CLKOUT4 (1 to 128)
   CLKOUT4_DIVIDE => 1,
   CLKOUT4_DUTY_CYCLE => 0.5, -- Duty cycle for CLKOUT4 (0.01 to 0.99)
   CLKOUT4_PHASE => 0.0, -- Phase shift (degrees) for CLKOUT4 (0.0 to 360.0)
   CLKOUT5_DIVIDE => 1,
                                   -- Division factor for CLKOUT5 (1 to 128)
   CLKOUT5_DUTY_CYCLE => 0.5, -- Duty cycle for CLKOUT5 (0.01 to 0.99)
CLKOUT5_PHASE => 0.0, -- Phase shift (degrees) for CLKOUT5 (0.0 to 360.0)
   COMPENSATION => "SYSTEM_SYNCHRONOUS", -- "SYSTEM_SYNCHROUS",
                                                  -- "SOURCE_SYNCHRNOUS", "INTERNAL",
                                                  -- "EXTERNAL", "DCM2PLL", "PLL2DCM"
                              -- Division factor for all clocks (1 to 52)
-- Input reference jitter (0.000 to 0.999 UI%)
   DIVCLK_DIVIDE => 1,
   REF_JITTER => 0.100)
   port map (
   CLKFBOUT => CLKFBOUT,
                                   -- General output feedback signal
   CLKOUT0 => CLKOUT0,
                                   -- One of six general clock output signals
   CLKOUT1 => CLKOUT1,
                                  -- One of six general clock output signals
   CLKOUT2 => CLKOUT2,
                                   -- One of six general clock output signals
   CLKOUT3 => CLKOUT3,
                                   -- One of six general clock output signals
   CLKOUT4 => CLKOUT4,
                                  -- One of six general clock output signals
   CLKOUT5 => CLKOUT5,
                                   -- One of six general clock output signals
   LOCKED => LOCKED,
                                   -- Active high PLL lock signal
   CLKFBIN => CLKFBIN,
                                   -- Clock feedback input
                                   -- Clock input
   CLKIN => CLKIN,
   RST => RST
                                    -- Asynchronous PLL reset
-- End of PLL_BASE_inst instantiation
```



Verilog Instantiation Template

```
// PLL_BASE: Phase-Lock Loop Clock Circuit
             Virtex-5, Spartan-6
// Xilinx HDL Libraries Guide, version 11.2
PLL_BASE #(
   .BANDWIDTH("OPTIMIZED"), // "HIGH", "LOW" or "OPTIMIZED"
                         // Multiplication factor for all output clocks
   .CLKFBOUT_MULT(1),
   .CLKFBOUT_PHASE(0.0),
                            // Phase shift (degrees) of all output clocks
   .CLKIN_PERIOD(0.000), // Clock period (ns) of input clock on CLKIN .CLKOUTO_DIVIDE(1), // Division factor for CLKOUTO (1 to 128)
   .CLKOUT0_DUTY_CYCLE(0.5), // Duty cycle for CLKOUT0 (0.01 to 0.99)
   .CLKOUTO_PHASE(0.0), // Phase shift (degrees) for CLKOUTO (0.0 to 360.0)
                             // Division factor for CLKOUT1 (1 to 128)
   .CLKOUT1_DIVIDE(1),
   .CLKOUT1_DUTY_CYCLE(0.5), // Duty cycle for CLKOUT1 (0.01 to 0.99)
   .CLKOUT1_PHASE(0.0), // Phase shift (degrees) for CLKOUT1 (0.0 to 360.0)
   .CLKOUT2_DIVIDE(1),
                            // Division factor for CLKOUT2 (1 to 128)
   .CLKOUT2_DUTY_CYCLE(0.5), // Duty cycle for CLKOUT2 (0.01 to 0.99)
   .CLKOUT2_PHASE(0.0), // Phase shift (degrees) for CLKOUT2 (0.0 to 360.0)
                             // Division factor for CLKOUT3 (1 to 128)
   .CLKOUT3_DIVIDE(1),
   .CLKOUT3_DUTY_CYCLE(0.5), // Duty cycle for CLKOUT3 (0.01 to 0.99)
   .CLKOUT3_PHASE(0.0), // Phase shift (degrees) for CLKOUT3 (0.0 to 360.0)
   .CLKOUT4_DIVIDE(1),
                             // Division factor for CLKOUT4 (1 to 128)
   .CLKOUT4_DUTY_CYCLE(0.5), // Duty cycle for CLKOUT4 (0.01 to 0.99)
   .CLKOUT4_PHASE(0.0), // Phase shift (degrees) for CLKOUT4 (0.0 to 360.0)
   .CLKOUT5_DIVIDE(1),
                             // Division factor for CLKOUT5 (1 to 128)
   .CLKOUT5_DUTY_CYCLE(0.5), // Duty cycle for CLKOUT5 (0.01 to 0.99)
                             // Phase shift (degrees) for CLKOUT5 (0.0 to 360.0)
   .CLKOUT5 PHASE(0.0),
   .COMPENSATION("SYSTEM_SYNCHRONOUS"), // "SYSTEM_SYNCHRONOUS",
                                  "SOURCE_SYNCHRONOUS", "INTERNAL", "EXTERNAL",
                                  "DCM2PLL", "PLL2DCM"
   .DIVCLK_DIVIDE(1),
                             // Division factor for all clocks (1 to 52)
   .REF_JITTER(0.100)
                             // Input reference jitter (0.000 to 0.999 UI%)
) PLL_BASE_inst (
   .CLKFBOUT(CLKFBOUT),
                            // General output feedback signal
                          // One of six general clock output signals
   .CLKOUT0(CLKOUT0),
   .CLKOUT1(CLKOUT1),
                           // One of six general clock output signals
   .CLKOUT2(CLKOUT2),
   .CLKOUT3(CLKOUT3),
                            // One of six general clock output signals
   .CLKOUT4(CLKOUT4),
                            // One of six general clock output signals
   .CLKOUT5(CLKOUT5),
                            // One of six general clock output signals
                             // Active high PLL lock signal
   .LOCKED(LOCKED),
   .CLKFBIN(CLKFBIN),
                            // Clock feedback input
   .CLKIN(CLKIN),
                             // Clock input
                             // Asynchronous PLL reset
   .RST(RST)
// End of PLL_BASE_inst instantiation
```


For More Information

See the Spartan-6 FPGA User Documentation (User Guides and Data Sheets).



POST_CRC_INTERNAL

Primitive: Post-configuration CRC error detection



Introduction

This primitive provides fabric access to post CRC error. This new primitive is added to provide more flexibility of POST_CRC usage. It is also the only access to POST CRC status when CRC_EXTSTAT_DISABLE is activated.

Port Descriptions

Port	Туре	Width	Function
CRCERROR	Output	1	Post-configuration CRC error

Design Entry Method

Instantiation	Recommended	
Inference	No	
CORE Generator TM and wizards	No	
Macro support	No	

VHDL Instantiation Template

```
-- POST_CRC_INTERNAL: Post-configuration CRC error detection
-- Spartan-6
-- Xilinx HDL Libraries Guide, version 11.2

POST_CRC_INTERNAL_inst: POST_CRC_INTERNAL
generic map (
)
port map (
    CRCERROR => CRCERROR -- 1-bit Post-configuration CRC error
);
-- End of POST_CRC_INTERNAL_inst instantiation
```

Verilog Instantiation Template

```
// POST_CRC_INTERNAL: Post-configuration CRC error detection
// Spartan-6
// Xilinx HDL Language Template, version 11.1

POST_CRC_INTERNAL POST_CRC_INTERNAL_inst (
    .CRCERROR(CRCERROR) // 1-bit Post-configuration CRC error
);

// End of POST_CRC_INTERNAL_inst instantiation
```

- See the Spartan-6 FPGA Configuration User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



PULLDOWN

Primitive: Resistor to GND for Input Pads, Open-Drain, and 3-State Outputs





Introduction

This resistor element is connected to input, output, or bidirectional pads to guarantee a logic Low level for nodes that might float.

Port Descriptions

Port	Direction	Width	Function
О	Output	1	Pulldown output (connect directly to top level port)

Design Entry Method

Instantiation	Yes		
Inference	Recommended		
CORE Generator™ and wizards	No		
Macro support	No		

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.

Verilog Instantiation Template



- See the Spartan-6 FPGA SelectIO Resources User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



PULLUP

Primitive: Resistor to VCC for Input PADs, Open-Drain, and 3-State Outputs



Introduction

This design element allows for an input, 3-state output or bi-directional port to be driven to a weak high value when not being driven by an internal or external source. This element establishes a High logic level for open-drain elements and macros when all the drivers are off.

Port Descriptions

Port	Direction	Width	Function
О	Output	1	Pullup output (connect directly to top level port)

Design Entry Method

Instantiation	Yes		
Inference	Recommended		
CORE Generator™ and wizards	No		
Macro support	No		

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.

Verilog Instantiation Template




- See the Spartan-6 FPGA SelectIO Resources User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



RAM128X1D

Primitive: 128-Deep by 1-Wide Dual Port Random Access Memory (Select RAM)



Introduction

This design element is a 128-bit deep by 1-bit wide random access memory and has a read/write port that writes the value on the D input data pin when the write enable (WE) is high to the location specified by the A address bus. This happens shortly after the rising edge of the WCLK and that same value is reflected in the data output SPO. When WE is low, an asynchronous read is initiated in which the contents of the memory location specified by the A address bus is output asynchronously to the SPO output. The read port can perform asynchronous read access of the memory by changing the value of the address bus DPRA, and by outputing that value to the DPO data output.

Port Descriptions

Port	Direction	Width	Function	
SPO	Output	1	Read/Write port data output addressed by A	
DPO	Output	1	Read port data output addressed by DPRA	
D	Input	1	Write data input addressed by A	
A	Input	7	Read/Write port address bus	
DPRA	Input	7	Read port address bus	
WE	Input	1	Write Enable	
WCLK	Input	1	Write clock (reads are asynchronous)	

If instantiated, the following connections should be made to this component:

- Tie the WCLK input to the desired clock source, the D input to the data source to be stored and the DPO output to an FDCE D input or other appropriate data destination.
- Optionally, the SPO output can also be connected to the appropriate data destination or else left unconnected.
- The WE clock enable pin should be connected to the proper write enable source in the design.
- The 7-bit A bus should be connected to the source for the read/write addressing and the 7-bit DPRA bus should be connected to the appropriate read address connections.
- An optional INIT attribute consisting of a 128-bit Hexadecimal value can be specified to indicate the initial contents of the RAM.

If left unspecified, the initial contents default to all zeros.



Design Entry Method

Instantiation	Yes		
Inference	Recommended		
CORE Generator™ and wizards	No		
Macro support	No		

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
INIT	Hexadecimal	Any 128-Bit Value	All zeros	Specifies the initial contents of the RAM.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.

```
Library UNISIM;
use UNISIM.vcomponents.all;
-- RAM128X1D: 128-deep by 1-wide positive edge write, asynchronous read
            dual-port distributed LUT RAM
            Virtex-5/6, Spartan-6
-- Xilinx HDL Libraries Guide, version 11.2
RAM128X1D_inst : RAM128X1D
generic map (
  port map (
  DPO => DPO,
                -- Read/Write port 1-bit ouput
                -- Read port 1-bit output
  SPO => SPO,
  A => A,
                -- Read/Write port 7-bit address input
  D => D,
                -- RAM data input
  DPRA => DPRA, -- Read port 7-bit address input
  WCLK => WCLK, -- Write clock input
  WE => WE
                -- RAM data input
);
-- End of RAM128X1D_inst instantiation
```

Verilog Instantiation Template

```
// RAM128X1D: 128-deep by 1-wide positive edge write, asynchronous read
// dual-port distributed LUT RAM
// Virtex-5, Virtex-6, Spartan-6
// Xilinx HDL Libraries Guide, version 11.2

RAM128X1D #(
    .INIT(128'h000000000000000000000000000000))
) RAM128X1D_inst (
    .DPO(DPO), // Read port 1-bit output
    .SPO(SPO), // Read/Write port 1-bit output
    .A(A), // Read/Write port 7-bit address input
    .D(D), // RAM data input
    .DPRA(DPRA), // Read port 7-bit address input
    .WCLK(WCLK), // Write clock input
    .WE(WE) // Write enable input
);

// End of RAM128X1D_inst instantiation
```




- See the Spartan-6 FPGA Configurable Logic Block User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



RAM256X1S

Primitive: 256-Deep by 1-Wide Random Access Memory (Select RAM)



Introduction

This design element is a 256-bit deep by 1-bit wide random access memory with synchronous write and asynchronous read capability. This RAM is implemented using the LUT resources of the device (also known as Select RAM), and does not consume any of the block RAM resources of the device. If a synchronous read capability is preferred, a register can be attached to the output and placed in the same slice as long as the same clock is used for both the RAM and the register. The RAM256X1S has an active, High write enable, WE, so that when that signal is High, and a rising edge occurs on the WCLK pin, a write is performed recording the value of the D input data pin into the memory array. The output O displays the contents of the memory location addressed by A, regardless of the WE value. When a write is performed, the output is updated to the new value shortly after the write completes.

Port Descriptions

Port	Direction	Width	Function
0	Output	1	Read/Write port data output addressed by A
D	Input	1	Write data input addressed by A
A	Input	8	Read/Write port address bus
WE	Input	1	Write Enable
WCLK	Input	1	Write clock (reads are asynchronous)

Design Entry Method

Instantiation	Yes		
Inference	Recommended		
CORE Generator™ and wizards	No		
Macro support	No		

If instantiated, the following connections should be made to this component:

- Tie the WCLK input to the desired clock source, the D input to the data source to be stored, and the O output to an FDCE D input or other appropriate data destination.
- The WE clock enable pin should be connected to the proper write enable source in the design.
- The 8-bit A bus should be connected to the source for the read/write.
- An optional INIT attribute consisting of a 256-bit Hexadecimal value can be specified to indicate the initial contents of the RAM.

If left unspecified, the initial contents default to all zeros.



Available Attributes

Attribute	Туре	Allowed Values	Default	Description
INIT	Hexadecimal	Any 256-Bit Value	All zeros	Specifies the initial contents of the RAM.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.

```
Library UNISIM;
use UNISIM.vcomponents.all;
-- RAM256X1S: 256-deep by 1-wide positive edge write, asynchronous read
            single-port distributed LUT RAM
___
            Virtex-5/6, Spartan-6
-- Xilinx HDL Libraries Guide, version 11.2
RAM256X1S_inst : RAM256X1S
generic map (
  port map (
  0 => 0,
          -- Read/Write port 1-bit ouput
  A => A, -- Read/Write port 8-bit address input D => D, -- RAM data input
  WCLK => WCLK, -- Write clock input
  WE => WE -- Write enable input
);
-- End of RAM256X1S_inst instantiation
```

Verilog Instantiation Template


```
// RAM256X1S: 256-deep by 1-wide positive edge write, asynchronous read
//
            single-port distributed LUT RAM
           Virtex-5, Virtex-6, Spartan-6
// Xilinx HDL Libraries Guide, version 11.2
RAM256X1S #(
  ) RAM256X1S_inst (
  .0(0),
           // Read/Write port 1-bit output
          // Read/Write port 8-bit address input
// Write enable input
  .A(A),
  .WE(WE),
  .WCLK(WCLK), // Write clock input
            // RAM data input
// End of RAM256X1S_inst instantiation
```

- See the Spartan-6 FPGA Configurable Logic Block User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



RAM32M

Primitive: 32-Deep by 8-bit Wide Multi Port Random Access Memory (Select RAM)



Introduction

This design element is a 32-bit deep by 8-bit wide, multi-port, random access memory with synchronous write and asynchronous independent, 2-bit, wide-read capability. This RAM is implemented using the LUT resources of the device known as SelectRAMTM, and does not consume any of the Block RAM resources of the device. The RAM32M is implemented in a single slice and consists of one 8-bit write, 2-bit read port and three separate 2-bit read ports from the same memory. This configuration allows for byte-wide write and independent 2-bit read access RAM. If the DIA, DIB, DIC and DID inputs are all tied to the same data inputs, the RAM can become a 1 read/write port, 3 independent read port, 32x2 quad port memory. If DID is grounded, DOD is not used, while ADDRA, ADDRB and ADDRC are tied to the same address, the RAM becomes a 32x6 simple dual port RAM. If ADDRD is tied to ADDRA, ADDRB, and ADDRC, then the RAM is a 32x8 single port RAM. There are several other possible configurations for this RAM.



Port Descriptions

Port	Direction	Width	Function
DOA	Output	2	Read port data outputs addressed by ADDRA
DOB	Output	2	Read port data outputs addressed by ADDRB
DOC	Output	2	Read port data outputs addressed by ADDRC
DOD	Output	2	Read/Write port data outputs addressed by ADDRD
DIA	Input	2	Write data inputs addressed by ADDRD (read output is addressed by ADDRA)
DIB	Input	2	Write data inputs addressed by ADDRD (read output is addressed by ADDRB)
DIC	Input	2	Write data inputs addressed by ADDRD (read output is addressed by ADDRC)
DID	Input	2	Write data inputs addressed by ADDRD
ADDRA	Input	5	Read address bus A
ADDRB	Input	5	Read address bus B
ADDRC	Input	5	Read address bus C
ADDRD	Input	5	8-bit data write port, 2-bit data read port address bus D
WE	Input	1	Write Enable
WCLK	Input	1	Write clock (reads are asynchronous)

Design Entry Method

Instantiation	Yes
Inference	Recommended
CORE Generator TM and wizards	No
Macro support	No

This element can be inferred by some synthesis tools by describing a RAM with a synchronous write and asynchronous read capability. Consult your synthesis tool documentation for details on RAM inference capabilities and coding examples. Xilinx suggests that you instantiate RAM32Ms if you have a need to implicitly specify the RAM function, or if you need to manually place or relationally place the component. If a synchronous read capability is desired, the RAM32M outputs can be connected to an FDRSE (FDCPE is asynchronous set/reset is necessary) in order to improve the output timing of the function. However, this is not necessary for the proper operation of the RAM.

If you want to have the data clocked on the negative edge of a clock, an inverter can be described on the clock input to this component. This inverter will be absorbed into the block, giving you the ability to write to the RAM on falling clock edges.

If instantiated, the following connections should be made to this component. Tie the WCLK input to the desired clock source, the DIA, DIB, DIC and DID inputs to the data source to be stored and the DOA, DOB, DOC and DOD outputs to an FDCE D input or other appropriate data destination or left unconnected if not used. The WE clock enable pin should be connected to the proper write enable source in the design. The 5-bit ADDRD bus should be connected to the source for the read/write addressing and the 5-bit ADDRA, ADDRB and ADDRC buses should be connected to the appropriate read address connections. The optional INIT_A, INIT_B, INIT_C and INIT_D attributes consisting of a 64-bit hexadecimal values that specifies each port's initial memory contents can be specified. The INIT value correlates to the RAM addressing by the following equation: ADDRy[z] = INIT_y[2*z+1:2*z]. For instance, if the RAM ADDRC port is addressed to 00001, then the INIT_C[3:2] values would be the initial values shown on the DOC port before the first write occurs at that address. If left unspecified, the initial contents will default to all zeros.



Available Attributes

Attribute	Туре	Allowed Values	Default	Description
INIT_A	Hexadecimal	Any 64-Bit Value	All zeros	Specifies the initial contents of the RAM on the A port.
INIT_B	Hexadecimal	Any 64-Bit Value	All zeros	Specifies the initial contents of the RAM on the B port.
INIT_C	Hexadecimal	Any 64-Bit Value	All zeros	Specifies the initial contents of the RAM on the C port.
INIT_D	Hexadecimal	Any 64-Bit Value	All zeros	Specifies the initial contents of the RAM on the D port.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.

```
Library UNISIM;
use UNISIM.vcomponents.all;
-- RAM32M: 32-deep by 8-wide Multi Port LUT RAM
           Virtex-5/6, Spartan-6
-- Xilinx HDL Libraries Guide, version 11.2
RAM32M_inst : RAM32M
generic map (
   INIT_A => X"000000000000000",
                                        -- Initial contents of A port
   INIT_B => X"00000000000000000", -- Initial contents of B port
   \label{eq:init_contents} \mbox{INIT\_C => X"0000000000000000000", } \quad \mbox{-- Initial contents of C port}
   INIT_D => X"0000000000000000)
                                        -- Initial contents of D port
port map (
   DOA => DOA, -- Read port A 2-bit output
   DOB => DOB, -- Read port B 2-bit output
   DOC => DOC, -- Read port C 2-bit output
   DOD => DOD, -- Read/Write port D 2-bit output
   ADDRA => ADDRA, -- Read port A 5-bit address input ADDRB => ADDRB, -- Read port B 5-bit address input
   ADDRC => ADDRC, -- Read port C 5-bit address input ADDRD => ADDRD, -- Read/Write port D 5-bit address input
   DIA => DIA, -- RAM 2-bit data write input addressed by ADDRD,
                -- read addressed by ADDRA
   DIB => DIB, -- RAM 2-bit data write input addressed by ADDRD,
                 -- read addressed by ADDRB
   DIC => DIC, -- RAM 2-bit data write input addressed by ADDRD,
                 -- read addressed by ADDRC
   DID => DID, -- RAM 2-bit data write input addressed by ADDRD,
                -- read addressed by ADDRD
   WCLK => WCLK, -- Write clock input
                   -- Write enable input
);
-- End of RAM32M_inst instantiation
```



Verilog Instantiation Template


```
// RAM32M: 32-deep by 8-wide Multi Port LUT RAM
           Virtex-5, Virtex-6, Spartan-6
// Xilinx HDL Libraries Guide, version 11.2
RAM32M #(
   .INIT_A(64'h0000000000000000), // Initial contents of A Port
   .INIT_B(64'h00000000000000000), // Initial contents of B Port
   .INIT_C(64'h0000000000000000), // Initial contents of C Port .INIT_D(64'h00000000000000) // Initial contents of D Port
) RAM32M_inst (
   .DOA(DOA),
                   // Read port A 2-bit output
   .DOB(DOB),
                  // Read port B 2-bit output
               // Read port C 2-bit output
// Read/Write port D 2-bit output
   .DOC(DOC),
   .DOD(DOD),
   .ADDRA(ADDRA), // Read port A 5-bit address input
   .ADDRB(ADDRB), // Read port B 5-bit address input
   .ADDRC(ADDRC), // Read port C 5-bit address input
   .ADDRD(ADDRD), // Read/Write port D 5-bit address input
                 // RAM 2-bit data write input addressed by ADDRD,
   .DIA(DIA),
                       read addressed by ADDRA
   .DIB(DIB),
                 // RAM 2-bit data write input addressed by ADDRD,
                   //
                       read addressed by ADDRB
                  // RAM 2-bit data write input addressed by ADDRD,
   .DIC(DIC),
                       read addressed by ADDRC
   .DID(DID).
                  // RAM 2-bit data write input addressed by ADDRD,
                   //
                       read addressed by ADDRD
   .WCLK(WCLK),
                  // Write clock input
                   // Write enable input
   .WE(WE)
);
// End of RAM32M_inst instantiation
```

- See the Spartan-6 FPGA Configurable Logic Block User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



RAM32X1S

Primitive: 32-Deep by 1-Wide Static Synchronous RAM



Introduction

The design element is a 32-word by 1-bit static random access memory with synchronous write capability. When the write enable is Low, transitions on the write clock (WCLK) are ignored and data stored in the RAM is not affected. When (WE) is High, any positive transition on (WCLK) loads the data on the data input (D) into the word selected by the 5-bit address (A4-A0). For predictable performance, address and data inputs must be stable before a Low-to-High (WCLK) transition. This RAM block assumes an active-High (WCLK). However, (WCLK) can be active-High or active-Low. Any inverter placed on the (WCLK) input net is absorbed into the block.

The signal output on the data output pin (O) is the data that is stored in the RAM at the location defined by the values on the address pins. You can initialize RAM32X1S during configuration using the INIT attribute.

Logic Table

Inputs	nputs		
WE (Mode)	WCLK	D	О
0 (read)	X	X	Data
1 (read)	0	X	Data
1 (read)	1	X	Data
1 (write)	\downarrow	D	D
1 (read)	\uparrow	X	Data

Design Entry Method

Instantiation	Yes
Inference	Recommended
CORE Generator™ and wizards	No
Macro support	No

Available Attributes

Attribute	Туре	Allowed Values	Default	Descriptions
INIT	Hexadecimal	Any 32-Bit Value	All zeros	Specifies initial contents of the RAM.



VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.

```
Library UNISIM;
use UNISIM.vcomponents.all;
-- RAM32X1S: 32 x 1 posedge write distributed => LUT RAM
               All FPGA
-- Xilinx HDL Libraries Guide, version 11.2
RAM32X1S_inst : RAM32X1S
generic map (
   INIT => X"0000000")
port map (
   0 => 0,
                    -- RAM output
   0 => 0, -- RAM odtput
A0 => A0, -- RAM address[0] input
A1 => A1, -- RAM address[1] input
A2 => A2, -- RAM address[2] input
A3 => A3, -- RAM address[3] input
   A4 => A4, -- RAM address[4] input
   D => D,
                    -- RAM data input
   WCLK => WCLK, -- Write clock input
   WE => WE
               -- Write enable input
-- End of RAM32X1S_inst instantiation
```

Verilog Instantiation Template


```
// RAM32X1S: 32 x 1 posedge write distributed (LUT) RAM
               All FPGA
// Xilinx HDL Libraries Guide, version 11.2
RAM32X1S #(
   .INIT(32'h00000000) // Initial contents of RAM
) RAM32X1S_inst (
               // RAM output
   .0(0),
   .AO(AO), // RAM address[0] input
.A1(A1), // RAM address[1] input
.A2(A2), // RAM address[2] input
.A3(A3)
                // RAM address[3] input
// RAM address[4] input
   .A3(A3),
   .A4(A4),
                  // RAM data input
    .D(D),
    .WCLK(WCLK), // Write clock input
    .WE(WE)
                 // Write enable input
);
// End of RAM32X1S_inst instantiation
```

- See the Spartan-6 FPGA Configurable Logic Block User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



RAM64M

Primitive: 64-Deep by 4-bit Wide Multi Port Random Access Memory (Select RAM)



Introduction

This design element is a 64-bit deep by 4-bit wide, multi-port, random access memory with synchronous write and asynchronous independent bit wide read capability. This RAM is implemented using the LUT resources of the device (also known as SelectRAMTM) and does not consume any of the block RAM resources of the device. The RAM64M component is implemented in a single slice, and consists of one 4-bit write, 1-bit read port, and three separate 1-bit read ports from the same memory allowing for 4-bit write and independent bit read access RAM. If the DIA, DIB, DIC and DID inputs are all tied to the same data inputs, the RAM can become a 1 read/write port, 3 independent read port 64x1 quad port memory. If DID is grounded, DOD is not used. While ADDRA, ADDRB and ADDRC are tied to the same address the RAM becomes a 64x3 simple dual port RAM. If ADDRD is tied to ADDRA, ADDRB, and ADDRC; then the RAM is a 64x4 single port RAM. There are several other possible configurations for this RAM.



Port Descriptions

Port	Direction	Width	Function
DOA	Output	1	Read port data outputs addressed by ADDRA
DOB	Output	1	Read port data outputs addressed by ADDRB
DOC	Output	1	Read port data outputs addressed by ADDRC
DOD	Output	1	Read/Write port data outputs addressed by ADDRD
DIA	Input	1	Write data inputs addressed by ADDRD (read output is addressed by ADDRA)
DIB	Input	1	Write data inputs addressed by ADDRD (read output is addressed by ADDRB)
DIC	Input	1	Write data inputs addressed by ADDRD (read output is addressed by ADDRC)
DID	Input	1	Write data inputs addressed by ADDRD
ADDRA	Input	6	Read address bus A
ADDRB	Input	6	Read address bus B
ADDRC	Input	6	Read address bus C
ADDRD	Input	6	4-bit data write port, 1-bit data read port address bus D
WE	Input	1	Write Enable
WCLK	Input	1	Write clock (reads are asynchronous)

Design Entry Method

Instantiation	Yes
Inference	Recommended
CORE Generator™ and wizards	No
Macro support	No

This element can be inferred by some synthesis tools by describing a RAM with a synchronous write and asynchronous read capability. Consult your synthesis tool documentation for details on RAM inference capabilities and coding examples. Xilinx suggests that you instantiate RAM64Ms if you have a need to implicitly specify the RAM function, or if you need to manually place or relationally place the component. If a synchronous read capability is desired, the RAM64M outputs can be connected to an FDRSE (FDCPE is asynchronous set/reset is necessary) in order to improve the output timing of the function. However, this is not necessary for the proper operation of the RAM. If you want to have the data clocked on the negative edge of a clock, an inverter can be described on the clock input to this component. This inverter will be absorbed into the block giving the ability to write to the RAM on falling clock edges.

If instantiated, the following connections should be made to this component. Tie the WCLK input to the desired clock source, the DIA, DIB, DIC and DID inputs to the data source to be stored and the DOA, DOB, DOC and DOD outputs to an FDCE D input or other appropriate data destination or left unconnected if not used. The WE clock enable pin should be connected to the proper write enable source in the design. The 5-bit ADDRD bus should be connected to the source for the read/write addressing and the 5-bit ADDRA, ADDRB and ADDRC buses should be connected to the appropriate read address connections. The optional INIT_A, INIT_B, INIT_C and INIT_D attributes consisting of a 64-bit hexadecimal values that specifies each port's initial memory contents can be specified. The INIT value correlates to the RAM addressing by the following equation: ADDRy[z] = INIT_y[z].



For instance, if the RAM ADDRC port is addressed to 00001, then the INIT_C[1] values would be the initial values shown on the DOC port before the first write occurs at that address. If left unspecified, the initial contents will default to all zeros.

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
INIT_A	Hexadecimal	Any 64-Bit Value	All zero	Specifies the initial contents of the RAM on the A port.
INIT_B	Hexadecimal	Any 64-Bit Value	All zero	Specifies the initial contents of the RAM on the B port.
INIT_C	Hexadecimal	Any 64-Bit Value	All zero	Specifies the initial contents of the RAM on the C port.
INIT_D	Hexadecimal	Any 64-Bit Value	All zero	Specifies the initial contents of the RAM on the D port.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.

```
Library UNISIM;
use UNISIM.vcomponents.all;
-- RAM64M: 64-deep by 4-wide Multi Port LUT RAM
           Virtex-5/6, Spartan-6
-- Xilinx HDL Libraries Guide, version 11.2
RAM64M inst : RAM64M
generic map (
   INIT_A => X"00000000000000000", -- Initial contents of A port
   INIT_B => X"00000000000000000", -- Initial contents of B port
   INIT_C => X"0000000000000000", -- Initial contents of C port
   INIT_D => X"00000000000000000
                                      -- Initial contents of D port
port map (
   DOA => DOA, -- Read port A 1-bit output
   DOB => DOB, -- Read port B 1-bit output
   DOC => DOC, -- Read port C 1-bit output
   DOD => DOD, -- Read/Write port D 1-bit output
   ADDRA => ADDRA, -- Read port A 6-bit address input ADDRB => ADDRB, -- Read port B 6-bit address input
   ADDRC => ADDRC, -- Read port C 6-bit address input
ADDRD => ADDRD, -- Read/Write port D 6-bit address input
   DIA => DIA, -- RAM 1-bit data write input addressed by ADDRD,
                -- read addressed by ADDRA
   DIB => DIB, -- RAM 1-bit data write input addressed by ADDRD,
                -- read addressed by ADDRB
   DIC => DIC, -- RAM 1-bit data write input addressed by ADDRD,
                -- read addressed by ADDRC
   DID => DID, -- RAM 1-bit data write input addressed by ADDRD,
                -- read addressed by ADDRD
   WCLK => WCLK, -- Write clock input
                   -- Write enable input
);
-- End of RAM64M_inst instantiation
```



Verilog Instantiation Template


```
// RAM64M: 64-deep by 4-wide Multi Port LUT RAM
           Virtex-5, Virtex-6, Spartan-6
// Xilinx HDL Libraries Guide, version 11.2
RAM64M #(
   .INIT_A(64'h0000000000000000), // Initial contents of A Port
   .INIT_B(64'h00000000000000000), // Initial contents of B Port
   .INIT_C(64'h0000000000000000), // Initial contents of C Port .INIT_D(64'h00000000000000) // Initial contents of D Port
) RAM64M_inst (
   .DOA(DOA),
                  // Read port A 1-bit output
   .DOB(DOB),
                  // Read port B 1-bit output
                // Read port C 1-bit output
   .DOC(DOC),
   .DOD(DOD),
                  // Read/Write port D 1-bit output
                  // RAM 1-bit data write input addressed by ADDRD,
   .DIA(DIA),
                  //
                       read addressed by ADDRA
                  // RAM 1-bit data write input addressed by ADDRD,
   .DIB(DIB),
                      read addressed by ADDRB
   .DIC(DIC),
                  // RAM 1-bit data write input addressed by ADDRD,
                       read addressed by ADDRC
   .DID(DID),
                  // RAM 1-bit data write input addressed by ADDRD,
                  // read addressed by ADDRD
   .ADDRA(ADDRA), // Read port A 6-bit address input
   .ADDRB(ADDRB), // Read port B 6-bit address input
   .ADDRC(ADDRC), // Read port C 6-bit address input
   .ADDRD(ADDRD), // Read/Write port D 6-bit address input
               // Write enable input
   .WE(WE),
   .WCLK(WCLK)
                  // Write clock input
);
// End of RAM64M inst instantiation
```

- See the Spartan-6 FPGA Configurable Logic Block User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



RAM64X1D

Primitive: 64-Deep by 1-Wide Dual Port Static Synchronous RAM



Introduction

This design element is a 64-word by 1-bit static dual port random access memory with synchronous write capability. The device has two separate address ports: the read address (DPRA5:DPRA0) and the write address (A5:A0). These two address ports are completely asynchronous. The read address controls the location of the data driven out of the output pin (DPO), and the write address controls the destination of a valid write transaction. When the write enable (WE) is Low, transitions on the write clock (WCLK) are ignored and data stored in the RAM is not affected.

When WE is High, any positive transition on WCLK loads the data on the data input (D) into the word selected by the 6-bit (A0:A5) write address. For predictable performance, write address and data inputs must be stable before a Low-to-High WCLK transition. This RAM block assumes an active-High WCLK. WCLK can be active-High or active-Low. Any inverter placed on the WCLK input net is absorbed into the block.

The SPO output reflects the data in the memory cell addressed by A5:A0. The DPO output reflects the data in the memory cell addressed by DPRA5:DPRA0.

Note The write process is not affected by the address on the read address port.

Logic Table

Inputs			Outputs	Outputs	
WE (mode)	WCLK	D	SPO	DPO	
0 (read)	X	X	data_a	data_d	
1 (read)	0	Χ	data_a	data_d	
1 (read)	1	X	data_a	data_d	
1 (write)	\uparrow	D	D	data_d	
1 (read)	\	X	data_a	data_d	

data_a = word addressed by bits A5:A0

data_d = word addressed by bits DPRA5:DPRA0



Design Entry Method

Instantiation	Yes
Inference	Recommended
CORE Generator™ and wizards	No
Macro support	No

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
INIT	Hexadecimal	Any 64-Bit Value	All zeros	Initializes RAMs, registers, and look-up tables.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.

```
Library UNISIM;
use UNISIM.vcomponents.all;
-- RAM64X1D: 64 \times 1 positive edge write, asynchronous read dual-port distributed RAM
           Virtex-5/6, Spartan-6
-- Xilinx HDL Libraries Guide, version 11.2
RAM64X1D_inst : RAM64X1D
generic map (
  INIT => X"00000000000000000")
port map (
  DPO => DPO,
                 -- Read-only 1-bit data output
  DPRA0 => DPRA0, -- address[0] input bit
  DPRA1 => DPRA1, -- Read-only address[1] input bit
  DPRA2 => DPRA2, -- Read-only address[2] input bit
  DPRA3 => DPRA3, -- Read-only address[3] input bit
  DPRA4 => DPRA4, -- Read-only address[4] input bit
  DPRA5 => DPRA5, -- Read-only address[5] input bit
  WCLK => WCLK, -- Write clock input
  WE => WE
                -- Write enable input
);
-- End of RAM64X1D_inst instantiation
```



Verilog Instantiation Template

```
// RAM64X1D: 64 x 1 positive edge write, asynchronous read dual-port distributed RAM
             Virtex-5/6, Spartan-6
// Xilinx HDL Libraries Guide, version 11.2
RAM64X1D #(
   .INIT(64'h0000000000000000) // Initial contents of RAM
) RAM64X1D_inst (
   .DPO(DPO),
                 // Read-only 1-bit data output
                // R/W 1-bit data output
   .SPO(SPO),
   .A0(A0),
               // R/W address[0] input bit
   .A1(A1),
                 // R/W address[1] input bit
                // R/W address[2] input bit
   .A2(A2),
                // R/W address[3] input bit
   .A3(A3),
   .A4(A4),
                 // R/W address[4] input bit
   .A5(A5),
                 // R/W address[5] input bit
   .D(D),
                 // Write 1-bit data input
   .DPRAO(DPRAO), // Read-only address[0] input bit
   .DPRA1(DPRA1), // Read-only address[1] input bit
   .DPRA2(DPRA2), // Read-only address[2] input bit
   .DPRA3(DPRA3), // Read-only address[3] input bit
   .DPRA4(DPRA4), // Read-only address[4] input bit
   .DPRA5(DPRA5), // Read-only address[5] input bit
   .WCLK(WCLK), // Write clock input
                 // Write enable input
);
// End of RAM64X1D_inst instantiation
```

For More Information


- See the Spartan-6 FPGA Configurable Logic Block User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.

239



RAM64X1S

Primitive: 64-Deep by 1-Wide Static Synchronous RAM



Introduction

This design element is a 64-word by 1-bit static random access memory (RAM) with synchronous write capability. When the write enable is set Low, transitions on the write clock (WCLK) are ignored and data stored in the RAM is not affected. When WE is set High, any positive transition on WCLK loads the data on the data input (D) into the word selected by the 6-bit address (A5:A0). This RAM block assumes an active-High WCLK. However, WCLK can be active-High or active-Low. Any inverter placed on the WCLK input net is absorbed into the block.

The signal output on the data output pin (O) is the data that is stored in the RAM at the location defined by the values on the address pins.

You can initialize this element during configuration using the INIT attribute.

Logic Table

Mode selection is shown in the following logic table

Inputs	Outputs			
WE (mode)	WCLK	D	0	
0 (read)	Χ	X	Data	
1 (read)	0	X	Data	
1 (read)	1	X	Data	
1 (write)	↑	D	D	
1 (read)	1	X	Data	
Data = word addressed by bits A5:A0				

Design Entry Method

Instantiation	Yes
Inference	Recommended
CORE Generator TM and wizards	No
Macro support	No

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
INIT	Hexadecimal	Any 64-Bit Value	All zeros	Initializes ROMs, RAMs, registers, and look-up tables.



VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.

```
Library UNISIM;
use UNISIM.vcomponents.all;
-- RAM64X1S: 64 x 1 positive edge write, asynchronous read single-port distributed RAM
              Virtex-4/5, Spartan-3/3E/3A
-- Xilinx HDL Libraries Guide, version 11.2
RAM64X1S_inst : RAM64X1S
generic map (
  INIT => X"00000000000000000")
port map (
   0 => 0,
                     -- 1-bit data output
                  -- Address[0] input bit

-- Address[1] input bit

-- Address[2] input bit

-- Address[3] input bit
   A0 \Rightarrow A0,
   A1 => A1,
   A2 \Rightarrow A2,
   A3 \Rightarrow A3
                   -- Address[4] input bit
   A4 \Rightarrow A4
   A5 => A5,
                    -- Address[5] input bit
   D \Rightarrow D,
                    -- 1-bit data input
   WCLK => WCLK, -- Write clock input
   WE => WE
                     -- Write enable input
-- End of RAM64X1S_inst instantiation
```

Verilog Instantiation Template


```
// RAM64X1S: 64 x 1 positive edge write, asynchronous read single-port distributed RAM
             All FPGA
// Xilinx HDL Libraries Guide, version 11.2
   .INIT(64'h0000000000000000) // Initial contents of RAM
) RAM64X1S_inst (
             // 1-bit data output
// Address[0] input bit
   .0(0),
   .A0(A0),
              // Address[1] input bit
   .A1(A1),
                // Address[2] input bit
   .A2(A2),
   .A3(A3),
                // Address[3] input bit
                // Address[4] input bit
   .A4(A4),
   .A5(A5),
                 // Address[5] input bit
   .D(D),
                // 1-bit data input
   .WCLK(WCLK), // Write clock input
                 // Write enable input
   .WE(WE)
// End of RAM64X1S_inst instantiation
```

- See the Spartan-6 FPGA Configurable Logic Block User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



RAMB16BWER

Primitive: 16K-bit Data and 2K-bit Parity Configurable Synchronous Dual Port Block RAM with Optional Output Registers



Introduction

This design element contains several block RAM memories that can be configured as general-purpose 16kb data + 2kb parity RAM/ROM memories. These block RAM memories offer fast and flexible storage of large amounts of on-chip data. This component can be configured and used as a 1-bit wide by 16K deep to a 36-bit wide by 512 deep, single-port or dual port RAM. Both read and write operations are fully synchronous to the supplied clock(s) to the component. However, Port A and Port B can operate fully independently and asynchronously to each other, accessing the same memory array. When these ports are configured in the wider data width modes, byte-enable write operations are possible. This RAM also offers a configurable output register that can be enabled to improve clock-to-out times of the RAM while incurring an extra clock cycle of latency during the read operation.

Port Descriptions

The following table shows the necessary input and output connections for the variable input ports for each DATA_WIDTH value for either Port A or Port B.



DATA_WIDTH Value	DI, DIP Connections	ADDR Connections	WE Connections
1	DI[0]	ADDR[13:0]	Connect WE[3:0] to single user WE signal.
2	DI[1:0]	ADDR[13:1]	Connect WE[3:0] to single user WE signal.
4	DI[3:0]	ADDR[13:2]	Connect WE[3:0] to single user WE signal.
9	DI[7:0], DIP[0]	ADDR[13:3]	Connect WE[3:0] to single user WE signal.
18	DI[15:0], DIP[1:0]	ADDR[13:4]	Connect WE[0] and WE[2] to user WE[0] and WE[1] and WE[3] to user WE[1].
36	DI[31:0], DIP[3:0]	ADDR[13:5]	Connect each WE[3:0] signal to the associated byte write enable.

Alternatively, the older RAMB16_Sm_Sn and RAMB16BWER_Sm_Sn elements can be instantiated if the output registers are not necessary. If any of these components are used, the software will automatically retarget them to a properly configured RAMB16BWER element.

Port	Direction	Width	Function
DOA, DOB	Output	32	Port A/B data output bus.
DOPA, DOPB	Output	4	Port A/B parity output bus.
DIA, DIB	Input	32	Port A/B data input bus.
DIPA, DIPB	Input	4	Port A/B parity input bus.
ADDRA, ADDRB	Input	14	Port A/B address input bus. MSB always exists on ADDRA/B[13] while the LSB is determined by the settings for DATA_WIDTH_A/B.
WEA, WEB	Input	4	Port A/B byte-wide write enable.
ENA, ENB	Input	1	Port A/B enable.
REGCEA, REGCEB	Input	1	Output register clock enable.
RSTA, RSTB	Input	1	Port A/B output registers set/reset. This reset is configurable to be synchronous or asynchronous, depending on the value of the RSTTYPE attribute.
CLKA, CLKB	Input	1	Port A/B clock input.

Design Entry Method

Instantiation	Yes
Inference	Recommended
CORE Generator™ and wizards	Yes
Macro support	No

Connect all necessary inputs to the desired signals in the design. The CLKA/CLKB clock signals must be tied to an active clock for RAM operation, and the SRA/SRB reset signals must be either tied to a logic zero or to the proper reset signal. ENA/ENB must either be tied to a logic one or a proper RAM port enable signal. REGCEA and REGCEB must be tied to the proper output register clock enable, or a logic one if the respective DOA_REG or DOB_REG attribute is set to 1. If DOA_REG is set to 0, then REGCEA and REGCEB must be set to a logic 0.

Refer to the DATA_WIDTH column in the "Port Description" table (above) for the necessary data input, data output, write enable and address connection information for each DATA_WIDTH setting, since the necessary connections for these signals change, based on this attribute. All other output signals can be left unconnected (open) and all unused input signals should be tied to a logic zero.



Available Attributes

Attribute	Туре	Allowed Values	Default	Description
DATA_WIDTH_A	Integer	0, 1, 2, 4, 9, 18, 36	0	Specifies the configurable data width for Ports A.
DATA_WIDTH_B	Integer	0, 1, 2, 4, 9, 18, 36	0	Specifies the configurable data width for Ports B.
DOA_REG	Integer	0, 1	0	Specifies to use or bypass the output registers for the RAM.
DOB_REG	Integer	0, 1	0	Specifies to use or bypass the output registers for the RAM.
EN_RSTRAM_A	String	"TRUE", "FALSE"	"TRUE"	Specifies if the reset capability on the output latches is enabled.
EN_RSTRAM_B	String	"TRUE", "FALSE"	"TRUE"	Specifies if the reset capability on the output latches is enabled.
INIT_A	Hexa- decimal	36'h000000000 to 36'h68719476735	All zeros	Specifies the initial value on the Port A output after configuration.
INIT_B	Hexa- decimal	36'h000000000 to 36'h68719476735	All zeros	Specifies the initial value on the Port B output after configuration.
INIT_FILE	String	0 bit String	NONE	Specifies the name of the file for specifying the initial values of the block RAM
INIT_00 to INIT_3F	Hexa- decimal	Any 256 bit value	All zeros	Specifies the initial contents of the 16 kb data memory array.
INITP_01 to INITP_07	Hexa- decimal	Any 256 bit value	All zeros	Specifies the initial contents of the 2 kb parity data memory array.
RST_PRIORITY_A	String	"CE", "SR"	"CE"	Specifies whether RSTA pin or ENA pin (latch mode) or REGCEA pin (output register mode) has priority.
RST_PRIORITY_B	String	"CE", "SR"	"CE"	Specifies whether RSTB pin or ENB pin (latch mode) or REGCEB pin (output register mode) has priority.
RSTTYPE	String	"SYNC", "ASYNC"	"SYNC"	Type of reset, synchronous or asynchronous.
SIM_COLLISION_ CHECK	String	"ALL", "GENERATE_X_ ONLY", "WARNING_ ONLY", "NONE"	"ALL"	 Allows modification of the simulation behavior so that if a memory collision occurs: ALL - Warning produced and affected outputs/memory location go unknown (X). WARNING_ONLY - Warning produced and affected outputs/memory location retain last value. GENERATE_X_ONLY - No warning, but affected outputs/memory location go unknown (X). NONE - No warning and affected outputs/memory location retain last value. Note Setting this to a value other than "ALL" can allow problems in the design to go unnoticed during simulation. Care




Attribute	Туре	Allowed Values	Default	Description
				should be taken when changing the value of this attribute.
SRVAL_A	Hexa- decimal	36'h000000000 to 36'h68719476735	All zeros	Specifies the output value of Port A upon the assertion of the reset (RSTA) signal.
SRVAL_B	Hexa- decimal	36'h000000000 to 36'h68719476735	All zeros	Specifies the output value of Port A upon the assertion of the reset (RSTB) signal.
WRITE_MODE_A	String	"WRITE_FIRST", "READ_FIRST", "NO_CHANGE"	"WRITE_FIRST"	 Specifies the output behavior of Port A. WRITE_FIRST - Written value appears on output port of the RAM. READ_FIRST - Previous RAM contents for that memory location appear on the output port. NO_CHANGE - Previous value on the output port remains the same.
WRITE_MODE_B	String	"WRITE_FIRST", "READ_FIRST", "NO_CHANGE"	"WRITE_FIRST"	 Specifies the output behavior of Port B. WRITE_FIRST - Written value appears on output port of the RAM. READ_FIRST - Previous RAM contents for that memory location appear on the output port. NO_CHANGE - Previous value on the output port remains the same.

- See the Spartan-6 FPGA Block RAM User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



RAMB8BWER

Primitive: 8K-bit Data and 1K-bit Parity Configurable Synchronous Dual Port Block RAM with Optional Output Registers



Introduction

This design element contains several block RAM memories that can be configured as general-purpose 9 kb data + 1 kb parity RAM/ROM memories. These block RAM memories offer fast and flexible storage of large amounts of on-chip data. This component can be configured and used as a 1-bit wide by 8K deep to a 36-bit wide by 512 deep, single port or simple dual port RAM. In true dual port mode, 1-bit wide by 8K deep to a 18-bit wide by 1K deep is supported. Both read and write operations are fully synchronous to the supplied clock(s) in the component. However, Port A and Port B can operate fully independently and asynchronously to each other, accessing the same memory array. When these ports are configured in the wider data width modes, byte-enable write operations are possible. This RAM also offers a configurable output register that can be enabled to improve clock-to-out times of the RAM while incurring an extra clock cycle of latency during the read operation.

Port Descriptions

Port	Direction	Width	Function
DOADO	Output	16	Port A data output bus.
DOBDO	Output	16	Port B data output bus.
DOPADOP	Output	2	In True Dual Port mode, this is the A port parity bus output. In Simple Dual Port mode, this is the parity bus output for the lower order bits. DOPBDOP has the higher order parity bits, if DATA_WIDTH is 36.



Port	Direction	Width	Function
DOPBDOP	Output	2	In True Dual Port mode, this is the B port parity bus output. In Simple Dual Port mode, this is the parity bus output for the higher order parity bits when DATA_WIDTH is 36. DOPADOP has the lower order parity bits.
DIADI	Input	16	In True Dual Port mode, this is the A port data bus. In Simple Dual Port Mode, this is the data bus for the lower order bits. DIBDI has the higher order data bits [16:31], if DATA_WIDTH is 36.
DIBDI	Input	16	In True Dual Port mode, this is the B port data bus. In Simple Dual Port mode, this is the data bus for the higher order bits [16:31] when DATA_WIDTH is 36. DIADI has the lower order address bits.
DIPADIP	Input	2	In True Dual Port mode, this is the A port parity bus input. In Simple Dual Port mode, this is the parity bus input for the lower order bits. DIPBDIP has the higher order parity bits, if DATA_WIDTH is 36.
DIPBDIP	Input	2	In True Dual Port mode, this is the B port parity bus input. In Simple Dual Port mode, this is the parity bus input for the higher order parity bits when DATA_WIDTH is 36. DIPADIP has the lower order parity bits.
ADDRAWRADDR	Input	13	In True Dual Port mode, this is the A port address bus. In Simple Dual Port mode, this is the address bus for the write port.
ADDRBRDADDR	Input	13	In True Dual Port mode, this is the B port address bus. In Simple Dual Port mode, this is the address bus for the read port.
WEAWEL	Input	2	In True Dual Port mode, this is the A port write enable. In Simple Dual Port mode, this is the write enable for the lower order bits.
WEBWEU	Input	2	In True Dual Port mode, this is the B port write enable. In Simple Dual Port mode, this is the write enable for the upper order bits when DATA_WIDTH is 36.
ENAWREN	Input	1	In True Dual Port mode, this is the A port enable. In Simple Dual Port mode, this is the write enable.
ENBRDEN	Input	1	In True Dual Port mode, this is the B port enable. In Simple Dual Port mode, this is the read enable.
REGCEA	Input	1	In True Dual Port mode, this is the A port clock enable. In Simple Dual Port mode, this is unused and should be tied to logic 0.
REGCEBREGCE	Input	1	In True Dual Port mode, this is the B port clock enable. In Simple Dual Port mode, this is the read clock enable.
RSTA	Input	1	Port A output registers set/reset. This reset is configurable to be synchronous or asynchronous, depending on the value of the RSTTYPE attribute.
RSTB	Input	1	Port B output registers set/reset. This reset is configurable to be synchronous or asynchronous, depending on the value of the RSTTYPE attribute.
CLKAWRCLK	Input	1	In True Dual Port mode, this is the A port clock input. In Simple Dual Port mode, this is the write mode clock input.
CLKBRDCLK	Input	1	In True Dual Port mode, this is the B port clock input. In Simple Dual Port mode, this is the read clock input.



Design Entry Method

Instantiation	Yes
Inference	Recommended
CORE Generator TM and wizards	Yes
Macro support	No

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
DATA_WIDTH_A	Integer	0, 1, 2, 4, 9, 18, 36	0	Specifies the configurable data width for Ports A. Data width of 36 only available in RAM_MODE=SDP.
DATA_WIDTH_B	Integer	0, 1, 2, 4, 9, 18, 36	0	Specifies the configurable data width for Ports B. Data width of 36 only available in RAM_MODE=SDP.
DOA_REG	Integer	0, 1	0	Specifies to use or bypass the output registers for the RAM.
DOB_REG	Integer	0, 1	0	Specifies to use or bypass the output registers for the RAM.
EN_RSTRAM_A	String	"TRUE", "FALSE"	"TRUE"	Specifies if the reset capability on the output latches is enabled.
EN_RSTRAM_B	String	"TRUE", "FALSE"	"TRUE"	Specifies if the reset capability on the output latches is enabled.
INIT_A	Hexa- decimal	36'h000000000 to 36'h68719476735	All zeros	Specifies the initial value on the Port A output after configuration. In SDP mode, when DATA_WIDTH is 36, INIT_B represents the higher order bits [31:16] and INIT_A the lower order bits.
INIT_B	Hexa- decimal	36'h000000000 to 36'h68719476735	All zeros	Specifies the initial value on the Port B output after configuration. In SDP mode, when DATA_WIDTH is 36, INIT_B represents the higher order bits [31:16] and INIT_A the lower order bits.
INIT_FILE	String	0 bit String	NONE	Specifies the name of the file for specifying the initial values of the block RAM
INIT_00 to INIT_3F	Hexa- decimal	Any 256 bit value	All zeros	Specifies the initial contents of the 16 kb data memory array.
INITP_01 to INITP_07	Hexa- decimal	Any 256 bit value	All zeros	Specifies the initial contents of the 2 kb parity data memory array.
RAM_MODE	String	"TDP", "SDP"	"TDP"	This attribute defines the port configuration of the block RAM. True Dual Port (TDP) allows each port to be used as both a read and a write port. Simple Dual Port (SDP) assigns port A as the write port and port B as the read port.
RST_PRIORITY_A	String	"CE", "SR"	"CE"	Specifies whether RSTA pin or ENA pin (latch mode) or REGCEA pin (output register mode) has priority.
RST_PRIORITY_B	String	"CE", "SR"	"CE"	Specifies whether RSTB pin or ENB pin (latch mode) or REGCEB pin (output register mode) has priority.



Attribute	Туре	Allowed Values	Default	Description
RSTTYPE	String	"SYNC", "ASYNC"	"SYNC"	Type of reset, synchronous or asynchronous.
SIM_COLLISION_ CHECK	String	"ALL", "GENERATE_X_ ONLY", "WARNING_	ALL	Allows modification of the simulation behavior so that if a memory collision occurs: • ALL - Warning produced and
		ONLY", "NONE"		affected outputs/memory location go unknown (X).
				WARNING_ONLY - Warning produced and affected outputs/memory location retain last value.
				GENERATE_X_ONLY - No warning, but affected outputs/memory location go unknown (X).
				NONE - No warning and affected outputs/memory location retain last value.
				Note Setting this to a value other than "ALL" can allow problems in the design to go unnoticed during simulation. Care should be taken when changing the value of this attribute.
SRVAL_A	Hexa- decimal	36'h000000000 to 36'h68719476735	All zeros	Specifies the output value of Port A upon the assertion of the reset (RSTA) signal. In SDP mode, when DATA_WIDTH is 36, SRVAL_B represents the higher order bits [31:16] and SRVAL_A the lower order bits.
SRVAL_B	Hexa- decimal	36'h000000000 to 36'h68719476735	All zeros	Specifies the output value of Port A upon the assertion of the reset (RSTB) signal. In SDP mode, when DATA_WIDTH is 36, SRVAL_B represents the higher order bits [31:16] and SRVAL_A the lower order bits.
WRITE_MODE_A	String	"WRITE_FIRST", "READ_FIRST",	"WRITE_FIRST"	Specifies the output behavior of Port A. • WRITE_FIRST - Written value appears
		"NO_CHANGE"		on output port of the RAM.
				READ_FIRST - Previous RAM contents for that memory location appear on the output port.
				NO_CHANGE - Previous value on the output port remains the same.
WRITE_MODE_B	String	"WRITE_FIRST",	"WRITE_FIRST"	Specifies the output behavior of Port B.
	"READ_FIRST", "NO_CHANGE"		WRITE_FIRST - Written value appears on output port of the RAM.	
				READ_FIRST - Previous RAM contents for that memory location appear on the output port.
				NO_CHANGE - Previous value on the output port remains the same.

VHDL Instantiation Template

-- RAMB8BWER: 8K-bit Data and 1K-bit Parity Configurable Synchronous Block RAM



```
Spartan-6
-- Xilinx HDL Libraries Guide, version 11.2
RAMB8BWER_inst : RAMB8BWER
generic map (
DATA_WIDTH_A => 0,
                       -- 0, 1, 2, 4, 9, 18, or
                       -- 36
                       -- 0, 1, 2, 4, 9, 18, or
DATA_WIDTH_B => 0,
                       -- 36
DOA_REG => 0,
                       -- Optional output
                       -- register on A port (0 \,
                       -- or 1)
DOB_REG \Rightarrow 0,
                       -- Optional output
                       -- register on B port (0
                       -- or 1)
EN_RSTRAM_A => "TRUE",
                       -- Enable/disable A port
                       -- RST
EN_RSTRAM_B => "TRUE",
                       -- Enable/disable B port
                       -- RST
-- INITP_00 to INITP_03: Allows specification of the initial contents of the 1KB parity data memory
-- INIT_00 to INIT_1F: Allows specification of the initial contents of the 8KB data memory array.
INIT_A => X"0000000",
                       -- Initial values on A
                       -- output port
INIT B => X"0000000",
                       -- Initial values on B
                       -- output port
INIT_FILE => "NONE",
                       -- File name of file
                       -- used to specify
                       -- initial RAM contents.
RAM_MODE => "TDP",
                       -- SDP or TDP
                       -- SYNC or ASYNC
RSTTYPE => "SYNC",
RST_PRIORITY_A => "CE",
                       -- CE or SR
RST_PRIORITY_B => "CE",
                       -- CE or SR
                       -- Collision check
SIM_COLLISION_CHECK => "ALL",
                       -- enable "ALL",
                       -- "WARNING_ONLY"
                       -- "GENERATE_X_ONLY" or
```



```
-- "NONE"
   SRVAL_A \Rightarrow X"0000000",
                                                                                       -- Set/Reset value for A
                                                                                       -- port output
   SRVAL_B => X"0000000",
                                                                                        -- Set/Reset value for B
                                                                                       -- port output
   WRITE_MODE_A => "WRITE_FIRST",
                                                                                       -- "WRITE_FIRST",
                                                                                       -- "READ_FIRST", or
                                                                                       -- "NO_CHANGE"
   WRITE_MODE_B => "WRITE_FIRST"
                                                                                       -- "WRITE_FIRST",
                                                                                       -- "READ_FIRST", or
                                                                                       -- "NO_CHANGE"
port map (
   DOADO => DOADO,
                              -- 16-bit A port data/LSB data output
   DOBDO => DOBDO,
                              -- 16-bit B port data/MSB data output
                         -- 2-bit A port parity/LSB parity output
-- 2-bit B port parity/MSB parity output
   DOPADOP => DOPADOP,
   DOPBDOP => DOPBDOP,
   ADDRAWRADDR => ADDRAWRADDR, -- 13-bit A port address/Write address input
   ADDRBRDADDR => ADDRBRDADDR, -- 13-bit B port address/Read address input
   CLKAWRCLK => CLKAWRCLK, -- 1-bit A port clock/Write clock input
   CLKBRDCLK => CLKBRDCLK,
                               -- 1-bit B port clock/Read clock input
   DIADI => DIADI,
                               -- 16-bit A port data/LSB data input
   DIBDI => DIBDI,
                               -- 16-bit B port data/MSB data input
  DIPADIP => DIPADIP, -- 2-bit A port parity/LSB parity input
DIPBDIP => DIPBDIP, -- 2-bit B port parity/MSB parity input
  ENAWREN => ENAWREN,
                               -- 1-bit A port enable/Write enable input
  ENBRDEN => ENBRDEN, -- 1-bit B port enable/Read enable input
   REGCEA => REGCEA,
                               -- 1-bit A port register enable input
   REGCEBREGCE => REGCEBREGCE, -- 1-bit B port register enable/Register enable input
                        -- 1-bit A port set/reset input
   RSTA => RSTA.
   RSTBRST => RSTBRST,
                               -- 1-bit B port set/reset input
   WEAWEL => WEAWEL,
                               -- 2-bit A port write enable input
                               -- 2-bit B port write enable input
   WEBWEU => WEBWEU
-- End of RAMB8BWER_inst instantiation
Verilog Instantiation Template
// RAMB8BWER: 8K-bit Data and 1K-bit Parity Configurable Synchronous Block RAM
              Spartan-6
// Xilinx HDL Language Template, version 11.1
RAMBSBWER #(
   .DATA_WIDTH_A(0),
                                                                                         // 0, 1, 2, 4, 9, 18,
                                                                                         // or 36
                                                                                         // 0, 1, 2, 4, 9, 18,
   .DATA WIDTH B(0),
                                                                                         // or 36
                                                                                        // Optional output
   .DOA_REG(0),
                                                                                         // register on A port
                                                                                         // (0 or 1)
                                                                                        // Optional output
   .DOB REG(0).
                                                                                         // register on B port
                                                                                         // (0 or 1)
                                                                                         // Enable/disable A
   .EN_RSTRAM_A("TRUE"),
                                                                                         // port RST
   .EN_RSTRAM_B("TRUE"),
                                                                                         // Enable/disable B
                                                                                        // port RST
   // INITP_00 to INITP_03: Allows specification of the initial contents of the 1KB parity data memory
```

// INIT_00 to INIT_1F: Allows specification of the initial contents of the 8KB data memory array.



```
.INIT_A(18'h00000),
                                           // Initial values on A
                                           // output port
 .INIT_B(18'h00000),
                                           // Initial values on B
                                           // output port
                                           // File name of file
 .INIT FILE("NONE"),
                                           // used to specify
                                           // initial RAM
                                           // contents.
 .RAM_MODE("TDP"),
                                           // SDP or TDP
 .RSTTYPE("SYNC"),
                                           // SYNC or ASYNC
 .RST_PRIORITY_A("CE"),
                                           // CE or SR
 .RST_PRIORITY_B("CE")
                                           // CE or SR
 .SIM_COLLISION_CHECK("ALL"),
                                           // Collision check
                                           // enable "ALL",
                                           // "WARNING_ONLY"
                                           // "GENERATE_X_ONLY" or
                                           // "NONE"
                                           // Set/Reset value for
 .SRVAL_A(18'h00000),
                                           // A port output
                                           // Set/Reset value for
 .SRVAL B(18'h00000),
                                           // B port output
 .WRITE_MODE_A("WRITE_FIRST"),
                                           // "WRITE_FIRST",
                                           // "READ_FIRST", or
                                           // "NO_CHANGE"
 .WRITE_MODE_B("WRITE_FIRST")
                                           // "WRITE_FIRST",
                                           // "READ_FIRST", or
                                           // "NO_CHANGE"
RAMB8BWER_inst (
              // 16-bit A port data/LSB data output
 .DOADO(DOADO),
              // 16-bit B port data/MSB data output
 .DOBDO(DOBDO),
            // 2-bit A port parity/LSB parity output
 .DOPADOP(DOPADOP),
              // 2-bit B port parity/MSB parity output
 .DOPBDOP(DOPBDOP),
 .ADDRAWRADDR(ADDRAWRADDR), // 13-bit A port address/Write address input
 .ADDRBRDADDR(ADDRBRDADDR), // 13-bit B port address/Read address input .CLKAWRCLK(CLKAWRCLK), // 1-bit A port clock/Write clock input .CLKBRDCLK(CLKBRDCLK), // 1-bit B port clock/Read clock input
              // 16-bit A port data/LSB data input
 .DIADI(DIADI),
              // 16-bit B port data/MSB data input
 .DIBDI(DIBDI),
 .DIPADIP(DIPADIP),
              // 2-bit A port parity/LSB parity input
              // 2-bit B port parity/MSB parity input
// 1-bit A port enable/Write enable input
 .DIPBDIP(DIPBDIP),
 .ENAWREN(ENAWREN),
 .ENBRDEN(ENBRDEN),
            // 1-bit B port enable/Read enable input
 .REGCEA(REGCEA),
               // 1-bit A port register enable input
 .REGCEBREGCE(REGCEBREGCE), // 1-bit B port register enable/Register enable input
 .RSTA(RSTA),
           // 1-bit A port set/reset input
 .RSTBRST(RSTBRST),
              // 1-bit B port set/reset input
              // 2-bit A port write enable input
 .WEAWEL(WEAWEL),
```




```
.WEBWEU(WEBWEU) // 2-bit B port write enable input );
// End of RAMB8BWER_inst instantiation
```

- See the Spartan-6 FPGA Block RAM User Guide
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



SRL16E

Primitive: 16-Bit Shift Register Look-Up Table (LUT) with Clock Enable



Introduction

This design element is a shift register look-up table (LUT). The inputs A3, A2, A1, and A0 select the output length of the shift register.

The shift register can be of a fixed, static length or it can be dynamically adjusted.

- To create a fixed-length shift register -Drive the A3 through A0 inputs with static values. The length of the shift register can vary from 1 bit to 16 bits, as determined by the following formula: Length = $(8 \times A3) + (4 \times A2) + (2 \times A1) + A0 + 1$ If A3, A2, A1, and A0 are all zeros (0000), the shift register is one bit long. If they are all ones (1111), it is 16 bits long.
- To change the length of the shift register dynamically -Change the values driving the A3 through A0 inputs. For example, if A2, A1, and A0 are all ones (111) and A3 toggles between a one (1) and a zero (0), the length of the shift register changes from 16 bits to 8 bits. Internally, the length of the shift register is always 16 bits and the input lines A3 through A0 select which of the 16 bits reach the output.

The shift register LUT contents are initialized by assigning a four-digit hexadecimal number to an INIT attribute. The first, or the left-most, hexadecimal digit is the most significant bit. If an INIT value is not specified, it defaults to a value of four zeros (0000) so that the shift register LUT is cleared during configuration.

When CE is High, the data (D) is loaded into the first bit of the shift register during the Low-to-High clock (CLK) transition. During subsequent Low-to-High clock transitions, when CE is High, data shifts to the next highest bit position as new data is loaded. The data appears on the Q output when the shift register length determined by the address inputs is reached. When CE is Low, the register ignores clock transitions.

Logic Table

Inputs	Output			
Am	CE	CLK	D	Q
Am	0	X	Χ	Q(Am)
Am	1	\uparrow	D	Q(Am - 1)
m= 0, 1, 2, 3				



Port Descriptions

Port	Direction	Width	Function
Q	Output	1	Shift register data output
D	Input	1	Shift register data input
CLK	Input	1	Clock
CE	Input	1	Active high clock enable
A	Input	4	Dynamic depth selection of the SRL
			• A=0000 ==> 1-bit shift length
			• A=1111 => 16-bit shift length

Design Entry Method

Instantiation	Yes
Inference	Recommended
CORE Generator™ and wizards	No
Macro support	No

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
INIT	Hexa- decimal	Any 16-Bit Value	All zeros	Sets the initial value of content and output of shift register after configuration.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.

```
Library UNISIM;
use UNISIM.vcomponents.all;
-- SRL16E: 16-bit shift register LUT with clock enable operating on posedge of clock
          All FPGAs
-- Xilinx HDL Libraries Guide, version 11.2
SRL16E_inst : SRL16E
generic map (
  INIT => X"0000")
port map (
   Q => Q,
                 -- SRL data output
  Q => Q, -- SRL data output
A0 => A0, -- Select[0] input
A1 => A1, -- Select[1] input
A2 => A2, -- Select[2] input
   A3 => A3, -- Select[3] input
                   -- Clock enable input
   CE => CE,
   CLK => CLK, -- Clock input
   D => D
                  -- SRL data input
-- End of SRL16E_inst instantiation
```



Verilog Instantiation Template

```
// SRL16E: 16-bit shift register LUT with clock enable operating on posedge of clock
             All FPGAs
// Xilinx HDL Libraries Guide, version 11.2
   .INIT(16'h0000) // Initial Value of Shift Register
) SRL16E_inst (
               // SRL data output
// Select[0] input
// Select[1] input
// Select[2] input
// Select[3] input
// Select[3] input
   .Q(Q),
   .A0(A0),
   .A1(A1),
   .A2(A2),
   .A3(A3),
   .CE(CE),
                  // Clock enable input
                  // Clock input
   .CLK(CLK),
                  // SRL data input
   .D(D)
// End of SRL16E_inst instantiation
```


For More Information

See the Spartan-6 FPGA User Documentation (User Guides and Data Sheets).



SRLC32E

Primitive: 32 Clock Cycle, Variable Length Shift Register Look-Up Table (LUT) with Clock Enable



Introduction

This design element is a variable length, 1 to 32 clock cycle shift register implemented within a single look-up table (LUT). The shift register can be of a fixed length, static length, or it can be dynamically adjusted by changing the address lines to the component. This element also features an active, high-clock enable and a cascading feature in which multiple SRLC32Es can be cascaded in order to create greater shift lengths.

Port Descriptions

Port	Direction	Width	Function
Q	Output	1	Shift register data output
Q31	Output	1	Shift register cascaded output (connect to the D input of a subsequent SRLC32E)
D	Input	1	Shift register data input
CLK	Input	1	Clock
CE	Input	1	Active high clock enable
A	Input	5	Dynamic depth selection of the SRL
			A=00000 ==> 1-bit shift length
			A=11111 => 32-bit shift length



Design Entry Method

Instantiation	Yes
Inference	Recommended
CORE Generator™ and wizards	No
Macro support	No

If instantiated, the following connections should be made to this component:

- Connect the CLK input to the desired clock source, the D input to the data source to be shifted/stored and the Q output to either an FDCPE or an FDRSE input or other appropriate data destination.
- The CE clock enable pin can be connected to a clock enable signal in the design or else tied to a logic one
 if not used.
- The 5-bit A bus can either be tied to a static value between 0 and 31 to signify a fixed 1 to 32 bit static shift length, or else it can be tied to the appropriate logic to enable a varying shift depth anywhere between 1 and 32 bits.
- If you want to create a longer shift length than 32, connect the Q31 output pin to the D input pin of a subsequent SRLC32E to cascade and create larger shift registers.
- It is not valid to connect the Q31 output to anything other than another SRLC32E.
- The selectable Q output is still available in the cascaded mode, if needed.
- An optional INIT attribute consisting of a 32-bit Hexadecimal value can be specified to indicate the initial shift pattern of the shift register.
- (INIT[0] will be the first value shifted out.)

Available Attributes

Attribute	Туре	Allowed Values	Default	Description
INIT	Hexa- decimal	Any 32-Bit Value	All zeros	Specifies the initial shift pattern of the SRLC32E.

VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.




Verilog Instantiation Template

- See the Spartan-6 FPGA Configurable Logic Block User Guide.
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



STARTUP_SPARTAN6

Primitive: Spartan®-6 Global Set/Reset, Global 3-State and Configuration Start-Up Clock Interface



Introduction

This design element is used to either interface device pins and logic to the Global Set/Reset (GSR) signal, or for Global Tristate (GTS) dedicated routing. This primitive can also be used to specify a different clock for the device startup sequence at the end of device configuration.

Port Descriptions

Port	Туре	Width	Function	
CFGCLK	Output	1	Configuration logic main clock output.	
CFGMCLK	Output	1	Configuration internal oscillator clock output. Fixed frequency: 50MHz at typical condition.	
CLK	Input	1	Input connection to the configuration startup sequence clock (StartClk) routing.	
EOS	Output	1	Indicates end of startup.	
GSR	Input	1	Input connection to the Global Set/Reset (GSR) routing.	
GTS	Input	1	Input connection to the Global Tristate (GTS) routing.	
KEYCLEARB	Input	1	Clear BBR key when it is set. Note that this signal needs to stay low for 200ns (4 clock cycles) to enable KEYCLEAR function (to prevent glitches).	

Design Entry Method

Instantiation	Recommended
Inference	No
CORE Generator™ and wizards	No
Macro support	No

To use the dedicated GSR circuitry, connect the sourcing pin or logic to the GSR pin. However, avoid using the GSR circuitry of this component unless certain precautions are taken first. Since the skew of the GSR net cannot be guaranteed, either use general routing for the set/reset signal in which routing delays and skew can be calculated as a part of the timing analysis of the design, or to take preventative measures to ensure that possible skew on the release of the clock cycle does not interfere with circuit operation.

Similarly, if the dedicated global 3-state is used, connect the appropriate sourcing pin or logic to the GTS input pin of the primitive. To specify a clock for the startup sequence of configuration, connect a clock from the design to the CLK pin of this design element.



VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.

```
Library UNISIM;
use UNISIM.vcomponents.all;
-- STARTUP_SPARTAN6: sp6 Global Set/Reset, Global 3-State and Configuration Start-Up Clock Interface
                     Spartan-6
-- Xilinx HDL Libraries Guide, version 11.2
STARTUP_SPARTAN6_inst : STARTUP_SPARTAN6
generic map (
port map (
   CFGCLK => CFGCLK,
                           -- 1-bit Configuration logic main clock output.
   CFGMCLK => CFGMCLK,
                          -- 1-bit Configuration internal oscillator clock output. Fixed frequency: 50MHz
                           -- at typical condition.
   EOS => EOS,
                           -- 1-bit Indicates end of startup.
                           -- 1-bit Input connection to the configuration startup sequence clock (GSR)
   CLK => CLK,
   GSR => GSR,
                           -- 1-bit Input connection to the global set / reset (GSR) routing.
   GTS => GTS,
                          -- 1-bit Input connection to the global 3-state (GTS) routing.
  KEYCLEARB => KEYCLEARB -- 1-bit Clear BBR key when it is set. Note that this signal needs to stay low
                           -- for 200ns (4 clock cycles) to enable KEYCLEAR function (to prevent glitches).
);
```

Verilog Instantiation Template

-- End of STARTUP_SPARTAN6_inst instantiation

```
// STARTUP_SPARTAN6: sp6 Global Set/Reset, Global 3-State and Configuration Start-Up Clock Interface
                     Spartan-6
// Xilinx HDL Language Template, version 11.1
STARTUP_SPARTAN6 STARTUP_SPARTAN6_inst (
   .CFGCLK(CFGCLK),
                          // 1-bit Configuration logic main clock output.
                           // 1-bit Configuration internal oscillator clock output. Fixed frequency: 50MHz at
   .CFGMCLK(CFGMCLK),
                           // typical condition.
                           // 1-bit Indicates end of startup.
   .EOS(EOS).
   .CLK(CLK),
                           // 1-bit Input connection to the configuration startup sequence clock (GSR)
                           // routing.
   .GSR(GSR),
                           \ensuremath{//} 1-bit Input connection to the global set \ensuremath{/} reset (GSR) routing.
                          // 1-bit Input connection to the global 3-state (GTS) routing.
   .KEYCLEARB(KEYCLEARB)
                         // 1-bit Clear BBR key when it is set. Note that this signal needs to stay low for
                           // 200ns (4 clock cycles) to enable KEYCLEAR function (to prevent glitches).
);
```

For More Information

• See the Spartan-6 FPGA Configuration User Guide


// End of STARTUP_SPARTAN6_inst instantiation

• See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.



SUSPEND_SYNC

Primitive: Suspend Mode Access



Introduction

This design element extends the capabilities of the user to synchronize the design for applications using the suspend mode. It uses a three pin interface to allow synchronization of the trigger to start the suspend mode, even when there are several clock domains requiring synchronization. SREQ outputs a request to the fabric to begin a suspend mode. SACK acknowledges that the fabric is ready to start the suspend mode. The SACK pin is synchronous to the CLK pin.

Port Descriptions

Port	Туре	Width	Function
CLK	Input	1	User clock.
SACK	Input	1	SUSPEND acknowledgement; synchronous to CLK.
SREQ	Output	1	Suspend request from either SUSPEND pin.

Design Entry Method

Instantiation	Recommended
Inference	No
CORE Generator™ and wizards	No
Macro support	No

VHDL Instantiation Template

```
-- SUSPEND_SYNC: Suspend Mode Access
-- Spartan-6
-- Xilinx HDL Libraries Guide, version 11.2

SUSPEND_SYNC_inst: SUSPEND_SYNC
generic map (
)
port map (
SREQ => SREQ, -- 1-bit Suspend request from either SUSPEND pin or SSPI SUSPEND command.
CLK => CLK, -- 1-bit User clock
SACK => SACK -- 1-bit SUSPEND acknowledgement; synchronous to CLK
);
-- End of SUSPEND_SYNC_inst instantiation
```



Verilog Instantiation Template

```
// SUSPEND_SYNC: Suspend Mode Access
// Spartan-6
// Xilinx HDL Language Template, version 11.1

SUSPEND_SYNC SUSPEND_SYNC_inst (
    .SREQ(SREQ), // 1-bit Suspend request from either SUSPEND pin or SSPI SUSPEND command.
    .CLK(CLK), // 1-bit User clock
    .SACK(SACK) // 1-bit SUSPEND acknowledgement; synchronous to CLK
);

// End of SUSPEND_SYNC_inst instantiation
```

- See the Spartan-6 FPGA Configuration User Guide
- See the Spartan-6 FPGA Data Sheet: DC and Switching Characteristics.