

Εργαστηριακή Άσκηση 6

ΠΑΝΑΓΙΩΤΗΣ ΓΕΩΡΓΙΟΥ, ΑΜ: 4553

ΧΡΗΣΤΟΣ ΚΟΥΤΟΥΛΗΣ ΑΜ:5064

ΜΑΡΙΑ ΚΑΤΩΛΗ, ΑΜ:5083


ΟΜΑΔΑ 2

Καταχωρητής

VHDL:

```
1  library IEEE;
2  use IEEE.std_logic_1164.all;
3
4  entity Reg is
5  |   generic (n: integer:=4);
6  |   port (
7  |       D_IN: in std_logic_vector (n-1 downto 0);
8  |       SI, CLK, RST, SLOAD, ENABLE: in std_logic;
9  |       SO: out std_logic;
10 |       D_OUT: out std_logic_vector (n-1 downto 0));
11 end Reg;
12
13 architecture RTL of Reg is
14 |   signal F: std_logic_vector (n-1 downto 0);
15 |   begin
16 |   p0: process (RST, CLK)
17 |   begin
18 |       if (RST='1') then F<=(n-1 downto 0 => '0');
19 |       elsif (CLK'event and CLK='1') then
20 |           if (ENABLE='1') then
21 |               if (SLOAD='0') then F<=D_IN;
22 |               else F<=SI & F(n-1 downto 1);
23 |           end if;
24 |       end if;
25 |   end if;
26 | end process;
27 | D_OUT<=F;
28 | SO<=F(0);
29 end RTL;
```

Εξομοίωση (Reg)



Αθροιστής


VHDL:

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4  use ieee.std_logic_arith.all;
5
6  entity Adder is
7      generic ( n: integer := 4 );
8      port ( A, B: in std_logic_vector (n-1 downto 0);
9            Sum: out std_logic_vector (n-1 downto 0);
10           Cout: out std_logic );
11  end Adder;
12
13  architecture DataFlow of Adder is
14      signal F: std_logic_vector (n downto 0);
15  begin
16      F <= ('0' & A) + ('0' & B);
17      Cout <= F(n);
18      Sum <= F(n-1 downto 0);
19  end DataFlow;

```

Εξομίωση



Control Logic

VHDL:

```
1  library IEEE;
2  use IEEE.std_logic_1164.all;
3  use IEEE.std_logic_unsigned.all;
4
5  entity CtrlLogic is
6  |   generic (n: integer:=8);
7  |   port( Rst,CLK: in std_logic;
8  |         SL_A,SL_B,SL_H,SL_L,SL_C: out std_logic;
9  |         EN_A,EN_B,EN_H,EN_L,EN_C: out std_logic;
10 |         FLAG: out std_logic);
11 | end CtrlLogic;
12
13 architecture RTL of CtrlLogic is
14 | type state_type is (LOAD, ADD, SHIFT, FINISH);
15 | signal state: state_type;
16 | signal count: std_logic_vector (n downto 0);
17 | begin
18 |   p0: process(Rst,CLK)
19 |   | begin
20 |   |   if (Rst='1') then
21 |   |   |   count <= (n downto 0 => '0');
22 |   |   |   elsif (CLK'event and CLK='1') then
23 |   |   |   |   count <= count + '1';
24 |   |   |   end if;
25 |   |   end process;
26 |   p1: process(Rst,CLK)
27 |   | begin
28 |   |   if (Rst='1') then state <= LOAD;
29 |   |   |   elsif (CLK'event and CLK='1') then
30 |   |   |   |   case state is
31 |   |   |   |   |   when LOAD=> state <= ADD;
32 |   |   |   |   |   when ADD=> state<=SHIFT;
33 |   |   |   |   |   when SHIFT=> if (conv_integer(count)=2*n) then state <= FINISH; else state <= ADD; end if;
34 |   |   |   |   |   when FINISH=> null;
35 |   |   |   |   end case;
36 |   |   |   end if;
37 |   |   end process;
38 |   EN_A <= '1' when (state=LOAD) else '0';
39 |   SL_A <= '0';
40 |   EN_B <= '1' when (state=LOAD or state=SHIFT) else '0';
41 |   SL_B <= '1' when (state=SHIFT) else '0';
42 |   EN_H <= '1' when (state=ADD or state=SHIFT) else '0';
43 |   SL_H <= '1' when (state=SHIFT) else '0';
44 |   EN_L <= '1' when (state=SHIFT) else '0';
45 |   SL_L <= '1' when (state=SHIFT) else '0';
46 |   EN_C <= '1' when (state=ADD) else '0';
47 |   SL_C <= '0';
48 |   FLAG <= '1' when (state=FINISH) else '0';
49 | end RTL;
```

Test bench:

```

1  LIBRARY ieee ;
2  LIBRARY std ;
3  USE ieee.std_logic_1164.all ;
4  USE ieee.std_logic_textio.all ;
5  USE ieee.STD_LOGIC_UNSIGNED.all ;
6  USE ieee.std_logic_unsigned.all ;
7  USE std.textio.all ;
8  use work.Declarations.all;
9
10 ENTITY CtrlLogic_tb IS
11   GENERIC (
12     n : INTEGER := 4 );
13   END ;
14
15 ARCHITECTURE CtrlLogic_tb_arch OF CtrlLogic_tb IS
16   SIGNAL SL_B : STD_LOGIC ;
17   SIGNAL RST : STD_LOGIC ;
18   SIGNAL SL_C : STD_LOGIC ;
19   SIGNAL EN_A : STD_LOGIC ;
20   SIGNAL EN_B : STD_LOGIC ;
21   SIGNAL EN_C : STD_LOGIC ;
22   SIGNAL SL_H : STD_LOGIC ;
23   SIGNAL CLK : STD_LOGIC ;
24   SIGNAL SL_L : STD_LOGIC ;
25   SIGNAL EN_H : STD_LOGIC ;
26   SIGNAL EN_L : STD_LOGIC ;
27   SIGNAL SL_A : STD_LOGIC ;
28   SIGNAL monitor_count : std_logic_vector (n downto 0 );
29   signal monitor_state : state_type;
30
31
32
33 COMPONENT CtrlLogic
34   GENERIC (
35     n : INTEGER );
36   PORT (
37     SL_B : out STD_LOGIC ;
38     RST : in STD_LOGIC ;
39     SL_C : out STD_LOGIC ;
40     EN_A : out STD_LOGIC ;
41     EN_B : out STD_LOGIC ;
42     EN_C : out STD_LOGIC ;
43     SL_H : out STD_LOGIC ;
44     CLK : in STD_LOGIC ;
45     SL_L : out STD_LOGIC ;
46     EN_H : out STD_LOGIC ;
47     EN_L : out STD_LOGIC ;
48     SL_A : out STD_LOGIC );
49   END COMPONENT ;
50 BEGIN
51   DUT : CtrlLogic
52   GENERIC MAP (
53     n => n )
54   PORT MAP (
55     SL_B => SL_B ,
56     RST => RST ,
57     SL_C => SL_C ,
58     EN_A => EN_A ,
59     EN_B => EN_B ,
60     EN_C => EN_C ,
61     SL_H => SL_H ,
62     CLK => CLK ,
63     SL_L => SL_L ,
64     EN_H => EN_H ,
65     EN_L => EN_L ,
66     SL_A => SL_A ) ;
67

```

```

71 | -- Start Time = 20 ns, End Time = 1 us, Period = 0 ns
72 | Process
73 |   Begin
74 |     rst <= '1' ;
75 |     wait for 20 ns ;
76 |     rst <= '0' ;
77 |     wait for 980 ns ;
78 |     -- dumped values till 1 us
79 |     wait;
80 |   End Process;
81 |
82 |
83 | -- "Clock Pattern" : dutyCycle = 50
84 | -- Start Time = 0 ns, End Time = 1 us, Period = 20 ns
85 | Process
86 |   Begin
87 |     clk <= '0' ;
88 |     wait for 10 ns ;
89 |     -- 10 ns, single loop till start period.
90 |     for Z in 1 to 49
91 |     loop
92 |       clk <= '1' ;
93 |       wait for 10 ns ;
94 |       clk <= '0' ;
95 |       wait for 10 ns ;
96 |     -- 990 ns, repeat pattern in loop.
97 |   end loop;
98 |     clk <= '1' ;
99 |     wait for 10 ns ;
100 |     -- dumped values till 1 us
101 |     wait;
102 |   End Process;
103 | monitor_count <= <<signal DUT.count : std_logic_vector(n downto 0) >>;

```

Πολλαπλασιαστής

VHDL:

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4
5  entity Multiplier is
6      generic (n: integer := 8);
7      port (Rst, CLK, SI : in std_logic;
8            I_A,I_B: in std_logic_vector (n-1 downto 0);
9            Low , High : out std_logic_vector (n-1 downto 0);
10           A_OUT,B_OUT: out std_logic_vector (n-1 downto 0);
11           C_OUT: out std_logic_vector (0 downto 0);
12           FIN: out std_logic);
13  end Multiplier;
14
15
16  architecture RTL of Multiplier is
17      component Reg
18          generic (n: integer);
19          port (D_IN: in std_logic_vector (n-1 downto 0);
20                SI, CLK, RST, SLOAD, ENABLE: in std_logic;
21                SO: out std_logic;
22                D_OUT: out std_logic_vector (n-1 downto 0));
23      end component;
24      component Adder
25          generic (n: integer:=8);
26          port (A, B: in std_logic_vector (n-1 downto 0);
27                SUM: out std_logic_vector (n-1 downto 0);
28                COUT: out std_logic);
29      end component;
30      component CtrlLogic
31          generic (n: integer:=8);
32          port (Rst, CLK : in std_logic;
33                SL_A, SL_B, SL_H, SL_L, SL_C : out std_logic;
34                EN_A, EN_B, EN_H, EN_L, EN_C : out std_logic;
35                FLAG: out std_logic);
36      end component;
37      signal SL_A, SL_B, SL_H, SL_L, SL_C, EN_A, EN_B, EN_H, EN_L, EN_C: std_logic;
38      signal SO_A, SO_H, F: std_logic;
39      signal A, B, SUM, H: std_logic_vector (n-1 downto 0);
40      signal C, COUT : std_logic_vector (0 downto 0);
41      begin
42          R_A: Reg generic map (n)
43              port map (I_A, SI, CLK, RST, SL_A, EN_A, SO_A, A);
44          A_OUT <= A;
45          R_B: Reg generic map (n)
46              port map (I_B, SO_A, CLK, RST, SL_B, EN_B, open, B);
47          B_OUT <= B;
48          R_C: Reg generic map (n => 1)
49              port map (COUT, '0', CLK, RST, SL_C, EN_C, open, C);
50          C_OUT <= C;
51          R_H: Reg generic map (n)
52              port map (SUM, C(0), CLK, RST, SL_H, EN_H, SO_H, H);
53          High <= H;
54          R_L: Reg generic map (n)
55              port map ((n-1 downto 0 => '0'), SO_H, CLK, RST, SL_L, EN_L, open, Low);
56          U_Add: Adder generic map (n)
57              port map (H, ((n-1 downto 0 => B(0)) and A), SUM, COUT(0));
58          U_Ctl: CtrlLogic GENERIC MAP (n)
59              port map (RST, CLK, SL_A, SL_B, SL_H, SL_L, SL_C, EN_A, EN_B, EN_H, EN_L, EN_C, F);
60          FIN<=F;
61      end RTL;
```

Test bench:

```
1  LIBRARY ieee ;
2  LIBRARY std ;
3  USE ieee.std_logic_1164.all ;
4  USE ieee.std_logic_textio.all ;
5  USE ieee.STD_LOGIC_UNSIGNED.all ;
6  USE ieee.std_logic_unsigned.all ;
7  USE std.textio.all ;
8  use work.Declarations.all;
9
10 ENTITY Multiplier_tb IS
11   GENERIC (
12     n : INTEGER := 4 );
13   END ;
14
15 ARCHITECTURE Multiplier_tb_arch OF Multiplier_tb IS
16   SIGNAL A_OUT : STD_LOGIC_VECTOR (n - 1 downto 0) ;
17   SIGNAL SI : STD_LOGIC ;
18   SIGNAL B_OUT : STD_LOGIC_VECTOR (n - 1 downto 0) ;
19   SIGNAL RST : STD_LOGIC ;
20   SIGNAL CLK : STD_LOGIC ;
21   SIGNAL H_OUT : STD_LOGIC_VECTOR (n - 1 downto 0) ;
22   SIGNAL L_OUT : STD_LOGIC_VECTOR (n - 1 downto 0) ;
23   signal monitor_state : state_type;
24
25 COMPONENT Multiplier
26   GENERIC (
27     n : INTEGER );
28   PORT (
29     A_OUT : out STD_LOGIC_VECTOR (n - 1 downto 0) ;
30     SI : in STD_LOGIC ;
31     B_OUT : out STD_LOGIC_VECTOR (n - 1 downto 0) ;
32     RST : in STD_LOGIC ;
33     CLK : in STD_LOGIC ;
34     H_OUT : out STD_LOGIC_VECTOR (n - 1 downto 0) ;
```

```

35 |         L_OUT : out STD_LOGIC_VECTOR (n - 1 downto 0) );
36 |     END COMPONENT ;
37 | BEGIN
38 |     DUT : Multiplier
39 |     □ GENERIC MAP (
40 |         n => n )
41 |     □ PORT MAP (
42 |         A_OUT => A_OUT ,
43 |         S_I  => SI ,
44 |         B_OUT => B_OUT ,
45 |         RST  => RST ,
46 |         CLK  => CLK ,
47 |         H_OUT => H_OUT ,
48 |         L_OUT => L_OUT ) ;
49 |
50 |
51 |
52 | □-- "Constant Pattern"
53 | □-- Start Time = 5 ns, End Time = 1 us, Period = 0 ns
54 | □ Process
55 |     Begin
56 |         rst <= '1' ;
57 |         wait for 5 ns ;
58 |         rst <= '0' ;
59 |         wait for 995 ns ;
60 |         -- dumped values till 1 us
61 |         wait;
62 |     End Process;
63 |
64 |
65 | □-- "Clock Pattern" : dutyCycle = 50
66 | □-- Start Time = 0 ns, End Time = 1 us, Period = 20 ns
67 | □ Process
68 |     Begin
69 |         clk <= '0' ;
70 |         wait for 10 ns ;
71 |         -- 10 ns, single loop till start period.
72 |         for z in 1 to 49
73 |         □ loop
74 |             clk <= '1' ;
75 |             wait for 10 ns ;
76 |             clk <= '0' ;
77 |             wait for 10 ns ;
78 |             -- 990 ns, repeat pattern in loop.
79 |         end loop;
80 |         clk <= '1' ;
81 |         wait for 10 ns ;
82 |         -- dumped values till 1 us
83 |         wait;
84 |     End Process;
85 |     SI <= '1', '0' after 60 ns, '1' after 80 ns, '0' after 100 ns, '1' after 120 ns, '0' after 140 ns;
86 |     monitor_state <= << signal DUT.U_Ctl.state : state_type >>;
87 |
88 | □ process
89 |     begin
90 |         wait on monitor_state;
91 |         if (monitor_state = FINISH) then
92 |             wait on clk;
93 |             assert (FALSE) report "Checking..." severity note;
94 |             --assert (L_OUT="0011" and H_OUT="0010") report "Check Failed" severity error;
95 |             assert (L_OUT="0011" and H_OUT="0010") report "Check Failed" severity error;
96 |         end if;
97 |     end process;
98 | END;

```

Control Logic (Παραδοτέα)

VHDL:


```

1  library IEEE;
2  use IEEE.std_logic_1164.all;
3  use IEEE.std_logic_unsigned.all;
4
5  entity CtrlLogic_SI is
6  |   generic (n: integer:=4);
7  |   port ( Rst,CLK: in std_logic;
8  |         SL_A,SL_B,SL_H,SL_L,SL_C: out std_logic;
9  |         EN_A,EN_B,EN_H,EN_L,EN_C: out std_logic);
10 |   end CtrlLogic_SI;
11
12 |   architecture RTL of CtrlLogic_SI is
13 |   |   type state_type is (LOAD, ADD, SHIFT, FINISH);
14 |   |   signal state: state_type;
15 |   |   signal count: std_logic_vector (n downto 0);
16 |   |   begin
17 |   |   p0: process(Rst,CLK)
18 |   |   |   begin
19 |   |   |   if (Rst='1') then
20 |   |   |   |   count <= (n downto 0 => '0');
21 |   |   |   |   elsif (CLK'event and CLK='1') then
22 |   |   |   |   |   count <= count + '1';
23 |   |   |   |   end if;
24 |   |   |   end process;
25 |   |   p1: process(Rst,CLK)
26 |   |   |   begin
27 |   |   |   if (Rst='1') then state <= LOAD;
28 |   |   |   elsif (CLK'event and CLK='1') then
29 |   |   |   |   case state is
30 |   |   |   |   |   when LOAD=> if (conv_integer(count)=2*n-1) then state <= ADD; end if;
31 |   |   |   |   |   when ADD=> state<=SHIFT;
32 |   |   |   |   |   when SHIFT=> if (conv_integer(count)=4*n-1) then state <= FINISH; else state <= ADD; end if;
33 |   |   |   |   |   when FINISH=> null;
34 |   |   |   |   end case;
35 |   |   |   end if;
36 |   |   end process;
37 |   |   EN_A <= '1' when (state=LOAD) else '0';
38 |   |   SL_A <= '1' when (state=LOAD) else '0';
39 |   |   EN_B <= '1' when (state=LOAD or state=SHIFT) else '0';
40 |   |   SL_B <= '1' when (state=LOAD or state=SHIFT) else '0';
41 |   |   EN_H <= '1' when (state=ADD or state=SHIFT) else '0';
42 |   |   SL_H <= '1' when (state=SHIFT) else '0';
43 |   |   EN_L <= '1' when (state=SHIFT) else '0';
44 |   |   SL_L <= '1' when (state=SHIFT) else '0';
45 |   |   EN_C <= '1' when (state=ADD) else '0';
46 |   |   SL_C <= '0';
47 |   |   end RTL;

```

Πολλαπλασιαστής (Παραδοτέα)

VHDL:

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4
5  entity Multiplier_SI is
6      generic (n: integer := 4);
7  port (Rst, CLK, SI : in std_logic;
8        Low, High : out std_logic_vector (n-1 downto 0);
9        A_OUT, B_OUT: out std_logic_vector (n-1 downto 0));
10 end Multiplier_SI;
11
12
13 architecture RTL of Multiplier_SI is
14     component Reg
15         generic (n: integer);
16     port (D_IN: in std_logic_vector (n-1 downto 0);
17           SI, CLK, RST, SLOAD, ENABLE: in std_logic;
18           SO: out std_logic;
19           D_OUT: out std_logic_vector (n-1 downto 0));
20     end component;
21     component Adder
22         generic (n: integer:=4);
23     port (A, B: in std_logic_vector (n-1 downto 0);
24           SUM: out std_logic_vector (n-1 downto 0);
25           COUT: out std_logic);
26     end component;
27     component CtrlLogic_SI
28         generic (n: integer:=4);
29     port (Rst, CLK : in std_logic;
30           SL_A, SL_B, SL_H, SL_L, SL_C : out std_logic;
31           EN_A, EN_B, EN_H, EN_L, EN_C : out std_logic);
32     end component;
33     signal SL_A, SL_B, SL_H, SL_L, SL_C, EN_A, EN_B, EN_H, EN_L, EN_C: std_logic;
34     signal SO_A, SO_H: std_logic;
35
36     signal A, B, SUM, H: std_logic_vector (n-1 downto 0);
37     signal C, COUT : std_logic_vector (0 downto 0);
38     begin
39         R_A: Reg generic map (n)
40             port map ((n-1 downto 0 => '0'), SI, CLK, RST, SL_A, EN_A, SO_A, A);
41         A_OUT <= A;
42         R_B: Reg generic map (n)
43             port map ((n-1 downto 0 => '0'), SO_A, CLK, RST, SL_B, EN_B, open, B);
44         B_OUT <= B;
45         R_C: Reg generic map (n => 1)
46             port map (COUT, '0', CLK, RST, SL_C, EN_C, open, C);
47         R_H: Reg generic map (n)
48             port map (SUM, C(0), CLK, RST, SL_H, EN_H, SO_H, H);
49         High <= H;
50         R_L: Reg generic map (n)
51             port map ((n-1 downto 0 => '0'), SO_H, CLK, RST, SL_L, EN_L, open, Low);
52         U_Add: Adder generic map (n)
53             port map (H, ((n-1 downto 0 => B(0)) and A), SUM, COUT(0));
54         U_Ctl: CtrlLogic_SI GENERIC MAP (n)
55             port map (RST, CLK, SL_A, SL_B, SL_H, SL_L, SL_C, EN_A, EN_B, EN_H, EN_L, EN_C);
56     END RTL;
```