# Εργαστηριακή Άσκηση 6


ΠΑΝΑΓΙΩΤΗΣ ΓΕΩΡΓΙΟΥ, ΑΜ: 4553 ΧΡΗΣΤΟΣ ΚΟΥΤΟΥΛΗΣ ΑΜ:5064 ΜΑΡΙΑ ΚΑΤΩΛΗ, ΑΜ:5083 ΟΜΑΔΑ 2

## Καταχωρητής

VHDL:

```
library IEEE;
 2
     use IEEE.std_logic_1164.all;
 3
   ⊟entity Reg is
 5
        generic (n: integer:=4);
 6
        port (
   7
           D IN: in std logic vector (n-1 downto 0);
           SI, CLK, RST, SLOAD, ENABLE: in std_logic;
 8
9
           SO: out std logic;
10
           D OUT: out std logic vector (n-1 downto 0));
11
     end Reg;
12
13 ⊟architecture RTL of Reg is
   Lsignal F: std logic_vector (n-1 downto 0);
14
15
   ⊟begin
16
   ⊟p0: process (RST, CLK)
   begin
17
18 □
        if (RST='1') then F <= (n-1 \text{ downto } 0 \Rightarrow '0');
19 ⊟
        elsif (CLK'event and CLK='1') then
20 ⊟
           if (ENABLE='1') then
21 ⊟
               if (SLOAD='0') then F<=D IN;
22 ⊟
               else F<=SI & F(n-1 downto 1);
23
               end if;
24
           end if;
25
       end if;
26
    end process;
27
    D OUT<=F;
    L_{SO} = F(0);
28
29
     end RTL;
```

Εξομοίωση (Reg)



## Αθροιστής

### VHDL:

```
library ieee;
 2
     use ieee.std_logic_1164.all;
 3
    use ieee.std_logic_unsigned.all;
    use ieee.std logic arith.all;
 4
 5
 6 mentity Adder is
        generic ( n: integer := 4 );
 7
        port (A, B: in std logic vector (n-1 downto 0);
 8
            Sum: out std logic vector (n-1 downto 0);
 9
            Cout: out std logic );
10
11
     end Adder;
12
13
    ⊟architecture DataFlow of Adder is
        signal F: std_logic_vector (n downto 0);
14
15
    ⊟begin
        F \le ('0' \& A) + ('0' \& B);
16
17
        Cout \leftarrow F(n);
18
        Sum \leftarrow F(n-1 downto 0);
19
     end DataFlow;
```

## Εξομοίωση



## **Control Logic**

#### VHDL:

```
1 library IEEE;
2 use IEEE.std_logic_1164.all;
3 use IEEE.std_logic_unsigned.all;
 5 ⊟entity CtrlLogic is
 6 | generic (n: integer:=8);
7 | port( Rst, CLK: in std_logic;
8 | SL_A, SL_B, SL_H, SL_L, SL_C: out std_logic;
8 SL_A,S
9 EN_A,E
10 FLAG:
11 end CtrlLogic;
               SL A, SL B, SL H, SL L, SL C. out std logic;
EN A, EN B, EN H, EN L, EN C: out std logic;
FLAG: out std logic);
12 Sparsh tecture RTL of CtrlLogic is
14 type state_type is (LOAD, ADD, SHIFT, FINISH);
15 signal state: state_type;
16 signal count: std_logic_vector (n downto 0);
2 Charin
17 ⊟begin
18 ⊟p0: pr
    □p0: process(Rst,CLK)
19 | begin
20 □ if (Rst='1') then
21 | Count <= (n dot
count <= (n downto 0 => '0');

count <= (n downto 0 => '0');

elsif (CLK'event and CLK='1') then

count <= count + '1';

end if;

end process;
24 | end process;
25 | end process;
26 | end process (Rst,CLK)
27 | begin
28 | if (Rst='1') then state <= LOAD;
29 | elsif (CLK'event and CLK='1') then
case state is
               when LOAD=> state <= ADD;
31
32
                when ADD=> state<=SHIFT;
33
34
                 when SHIFT=> if (conv_integer(count)=2*n) then state <= FINISH; else state <= ADD; end if;
                when FINISH=> null;
  35
                       end case;
                end if;
  36
           end process;
  37
  38
             EN A <= '1' when (state=LOAD) else '0';
  39
             SL A <= '0';
  40
            EN B <= '1' when (state=LOAD or state=SHIFT) else '0';
  41
            SL B <= '1' when (state=SHIFT) else '0';</pre>
  42
             EN H <= '1' when (state=ADD or state=SHIFT) else '0';
            SL H <= '1' when (state=SHIFT) else '0';
  43
             EN L <= '1' when (state=SHIFT) else '0';
  44
             SL L <= '1' when (state=SHIFT) else '0';
  45
            EN_C <= '1' when (state=ADD) else '0';</pre>
  46
  47
            SL C <= '0';
           ^{L}FLAG <= '1' when (state=FINISH) else '0';
  48
  49
         end RTL;
```

Test bench:

```
LIBRARY ieee ;
 2
     LIBRARY std ;
 3
     USE ieee.std_logic_1164.all ;
     USE ieee.std_logic_textio.all ;
USE ieee.STD_LOGIC_UNSIGNED.all ;
 4
 5
     USE ieee.std_logic_unsigned.all ;
     USE std.textio.all ;
 7
 8
     use work.Declarations.all;
10 ⊟ENTITY CtrlLogic tb IS
    ☐ GENERIC (
11
       n : INTEGER := 4);
12
13
    END ;
14
15 ☐ARCHITECTURE CtrlLogic_tb_arch OF CtrlLogic_tb IS
16
     SIGNAL SL B : STD LOGIC ;
                   : STD_LOGIC ;
       SIGNAL RST
17
                   : STD_LOGIC
: STD LOGIC
18
       SIGNAL SL C
19
      SIGNAL EN A
                   : STD_LOGIC
20
      SIGNAL EN B
                   : STD_LOGIC
: STD_LOGIC
       SIGNAL EN_C
21
      SIGNAL SL H
22
23
      SIGNAL CLK : STD LOGIC ;
                   : STD_LOGIC ;
: STD_LOGIC ;
: STD_LOGIC ;
       SIGNAL SL_L
24
25
       SIGNAL EN H
      SIGNAL EN L
26
      SIGNAL SL_A : STD_LOGIC ;
2.7
28
       SIGNAL monitor count : std logic vector (n downto 0 );
       signal monitor_state : state_type;
29
30
31
32
33 E COMPONENT CtrlLogic
         GENERIC (
34 ⊟
35
            n : INTEGER );
          PORT (
36 ⊟
37
            SL B : out STD LOGIC ;
38
            RST : in STD LOGIC ;
39
            SL_C : out STD_LOGIC ;
40
            EN_A : out STD_LOGIC ;
            EN_B : out STD_LOGIC ;
EN_C : out STD_LOGIC ;
SL_H : out STD_LOGIC ;
41
42
43
44
            CLK : in STD_LOGIC ;
            SL L : out STD LOGIC ;
45
            EN H : out STD_LOGIC ;
46
            EN L : out STD LOGIC ;
47
48
            SL A : out STD LOGIC );
49
        END COMPONENT ;
     BEGIN
50
51
        DUT : CtrlLogic
52 ⊟
          GENERIC MAP (
    ŀ
           n => n )
53
54 😑
          PORT MAP (
55
            SL_B \Rightarrow SL_B ,
56
            RST => RST ,
            SL C => SL C
57
            EN A => EN A
58
59
            EN B => EN B
60
            EN C => EN C
61
            SL H => SL H
            CLK => CLK ,
62
63
            SL L => SL L
            EN_H => EN_H,
64
65
            EN L
                   => EN L
            SLA => SLA);
66
67
```

```
71
     --- Start Time = 20 ns, End Time = 1 us, Period = 0 ns
 72
     Process
        Begin
 73
         rst <= '1' ;
wait for 20 ns;
rst <= '0' ;
 74
 75
 76
 77
         wait for 980 ns;
 78
       -- dumped values till 1 us
 79
        wait;
      End Process;
 80
 81
 82
 83 =-- "Clock Pattern" : dutyCycle = 50
 84 | -- Start Time = 0 ns, End Time = 1 us, Period = 20 ns
 85 Process
 86
        Begin
         clk <= '0' ;
wait for 10 ns ;
 87
 88
      -- 10 ns, single loop till start period.
 89
 90
        for Z in 1 to 49
 91 ⊟ loop
           clk <= '1' ;
wait for 10 ns;
clk <= '0';
 92
 93
 94
           wait for 10 ns;
 95
      -- 990 ns, repeat pattern in loop.
 96
97
        end loop;
clk <= '1' ;
98
99
         wait for 10 ns;
100
       -- dumped values till 1 us
101
        wait;
      End Process;
monitor_count <= <<signal DUT.count : std_logic_vector(n downto 0) >>;
102
103
```

## Πολλαπλασιαστής

VHDL:

```
1
       library ieee;
  2
       use ieee.std_logic_1164.all;
  3
       use ieee.std logic unsigned.all;
  4
  5
     ⊟entity Multiplier is
  6
          generic (n: integer := 8);
  7
           port (Rst, CLK, SI : in std_logic;
     I_A,I_B: in std_logic_vector (n-1 downto 0);
Low , High : out std_logic_vector (n-1 downto 0);
  8
  9
 10
                   A OUT, B OUT: out std logic vector (n-1 downto 0);
 11
                   C OUT: out std logic vector (0 downto 0);
 12
                   FIN: out std logic);
 13
       end Multiplier;
14
15
     ⊟architecture RTL of Multiplier is
 16
     17
           component Reg
               generic (n: integer);
18
19
               port (D IN: in std logic vector (n-1 downto 0);
     SI, CLK, RST, SLOAD, ENABLE: in std logic;
 20
 21
                       SO: out std logic;
 22
                       D OUT: out std logic vector (n-1 downto 0));
 23
           end component;
 24
           component Adder
     25
              generic (n: integer:=8);
 26
               port (A, B: in std logic vector (n-1 downto 0);
     27
                      SUM: out std logic vector (n-1 downto 0);
 28
                      COUT: out std logic);
 29
           end component;
 30
           component CtrlLogic
     31
               generic (n: integer:=8);
 32
               port (Rst, CLK : in std_logic;
     33
                       SL_A, SL_B, SL_H, SL_L, SL_C : out std_logic;
                       EN A, EN B, EN H, EN L, EN C : out std logic;
34
              FLAG: out std_logic);
       end component;
       signal SL_A, SL_B, SL_H, SL_L, SL_C, EN_A, EN_B, EN_H, EN_L, EN_C: std_logic;
37
       signal SO_A, SO_H, F: std_logic;
signal A, B, SUM, H: std_logic vector (n-1 downto 0);
38
40
       signal C, COUT : std_logic_vector (0 downto 0);
41
       begin
      R_A: Reg generic map (n)
42
      port map (I_A, SI, CLK, RST, SL_A, EN_A, SO_A, A);
A_OUT <= A;
43
44
45
       R_B: Reg generic map (n)
               port map (I_B, SO_A, CLK, RST, SL_B, EN_B, open, B);
       B OUT <= B;
47
      R_C: Reg generic map (n => 1)
    port map (COUT, '0', CLK, RST, SL_C, EN_C, open, C);
48
49
       C OUT <= C;
51
52
53
54
55
56
       R_H: Reg generic map (n)
               port map (SUM, C(0), CLK, RST, SL_H, EN_H, SO_H, H);
       High <= H;
      R_L: Reg generic map (n)
               port map ((n-1 downto 0 => '0'), SO_H, CLK, RST, SL_L, EN_L, open, Low);
      U_Add: Adder generic map (n)

port map (H, ((n-1 downto 0 => B(0)) and A), SUM, COUT(0));
58
       U_Ctl: CtrlLogic GENERIC MAP (n)
                 port map (RST, CLK, SL_A, SL_B, SL_H, SL_L, SL_C, EN_A, EN_B, EN_H, EN_L, EN_C, F);
59
       FIN<=F;
60
```

#### Test bench:

```
LIBRARY ieee ;
      LIBRARY std ;
     USE ieee.std_logic_1164.all ;
USE ieee.std_logic_textio.all ;
USE ieee.STD_LOGIC_UNSIGNED.all ;
 6 USE ieee.std_logic_unsigned.all ;
    USE std.textio.all ;
8
    use work.Declarations.all;
9
10 ENTITY Multiplier_tb IS
    ☐ GENERIC (
11
         n : INTEGER := 4);
12
     END ;
13
14
15 ☐ARCHITECTURE Multiplier tb arch OF Multiplier tb IS
16
         SIGNAL A OUT : STD LOGIC VECTOR (n - 1 downto 0) ;
17
         SIGNAL SI : STD LOGIC ;
        SIGNAL B_OUT : STD_LOGIC_VECTOR (n - 1 downto 0) ;
SIGNAL RST : STD_LOGIC ;
SIGNAL CLK : STD_LOGIC ;
SIGNAL H_OUT : STD_LOGIC_VECTOR (n - 1 downto 0) ;
SIGNAL L_OUT : STD_LOGIC_VECTOR (n - 1 downto 0) ;
18
19
20
21
22
23
         signal monitor_state : state_type;
24
25 COMPONENT Multiplier
26 ⊟
          GENERIC (
            n : INTEGER );
27
    H
28
    ė
           PORT (
29
             A OUT : out STD LOGIC VECTOR (n - 1 downto 0) ;
30
             SI : in STD LOGIC ;
31
             B OUT : out STD LOGIC VECTOR (n - 1 downto 0) ;
32
             RST : in STD LOGIC ;
33
             CLK : in STD LOGIC ;
34
             H_OUT : out STD_LOGIC_VECTOR (n - 1 downto 0);
```

```
L_OUI .
END COMPONENT ;
     35
                                              L OUT : out STD LOGIC VECTOR (n - 1 downto 0) );
      36
     37
                       DUT : Multiplier
      38
                                  GENERIC MAP (
     39 😑
      40
                                         n => n )
     41
                                  PORT MAP (
                  42
                                            A OUT => A OUT ,
                                               SI => SI ,
     43
                                              B OUT => B OUT ,
     44
                                               RST => RST ,
CLK => CLK ,
     45
     46
                                              H_OUT => H_OUT ,
L_OUT => L_OUT );
     47
     48
     49
     50
     51
      52 🗀 -- "Constant Pattern"
     53 | -- Start Time = 5 ns, End Time = 1 us, Period = 0 ns
54 | Process
     55
                                  Begin
                                      rst <= '1' ;
      56
                                  wait for 5 ns ;
     57
                                       rst <= '0'
      58
                                  wait for 995 ns;
     59
      60
                        -- dumped values till 1 us
      61
                                 wait;
                         End Process;
      62
      63
      64
      65 ⊟-- "Clock Pattern" : dutyCycle = 50
     B Process
    Begin
    clk <= '0' ;
    wait for 10 ns;
    -- 10 ns, single loop till start period.
    for Z in 1 to 49
B loop
    clk <= '1' ;
    wait for 10 ns;
    clk <= '0' ;
    wait for 10 ns;
    -- 990 ns, repeat pattern in loop.
    end loop;
    clk <= '!' ;
    wait for 10 ns;
    -- dumped values till 1 us
    wait;
    End Process;</pre>
              walt;
End Process;
SI <= '1', '0' after 60 ns, '1' after 80 ns, '0' after 100 ns, '1' after 120 ns, '0' after 140 ns;
monitor_state <= << signal DUT.U_Ctl.state : state_type >>;
         | Bprocess | begin | wait on monitor_state; | if (monitor_state = FINISH) then | wait on clk; |
```

# Control Logic (Παραδοτέα)

VHDL:

```
library IEEE;
    use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
   ⊟entity CtrlLogic_SI is
  | generic (n: integer:=4);

□ port(Rst,CLK: in std_logic;
          SL A,SL B,SL H,SL L,SL C: out std logic;
EN_A,EN_B,EN_H,EN_L,EN_C: out std_logic);
   end CtrlLogic_SI;
12 ⊟architecture RTL of CtrlLogic SI is
    type state_type is (LOAD, ADD, SHIFT, FINISH);
   signal state: state_type;
signal count: std_logic_vector (n downto 0);
   ⊟begin
17
   ⊟p0: process(Rst,CLK)
   18
count <= (n downto 0 => '0');
elsif (CLK'event and CLK='1') then
count <= count + '1';</pre>
23
       end if;
  end 11,
end process;
Ep1: process(Rst,CLK)
24
   begin
       if (Rst='1') then state <= LOAD;</pre>
27
28
      elsif (CLK'event and CLK='1') then
   29
         case state is
30
            when LOAD=> if (conv_integer(count)=2*n-1) then state <= ADD; end if;
31
             when ADD=> state<=SHIFT;
32
            when SHIFT=> if (conv_integer(count)=4*n-1) then state <= FINISH; else state <= ADD; end if;
33
             when FINISH=> null;
34
          end case;
 35
            end if;
36
       end process;
        EN A <= '1' when (state=LOAD) else '0';
 37
        SL A <= '1' when (state=LOAD) else '0';
 38
        EN B <= '1' when (state=LOAD or state=SHIFT) else '0';
 39
        SL B <= '1' when (state=LOAD or state=SHIFT) else '0';
 40
 41
        EN H <= '1' when (state=ADD or state=SHIFT) else '0';
        SL H <= '1' when (state=SHIFT) else '0';
 42
        EN L <= '1' when (state=SHIFT) else '0';
 43
        SL L <= '1' when (state=SHIFT) else '0';
 44
 45
        EN C <= '1' when (state=ADD) else '0';
 46
       LSL C <= '0';
 47
        end RTL;
```

## Πολλαπλασιαστής (Παραδοτέα)

#### VHDL:

```
library ieee;
      use ieee.std_logic_1164.all;
      use ieee.std logic unsigned.all;
    ⊟entity Multiplier_SI is
        generic (n: integer := 4);
         port (Rst, CLK, SI : in std logic;
                Low , High : out std_logic_vector (n-1 downto 0);
A_OUT, B_OUT: out std_logic_vector (n-1 downto 0));
      end Multiplier_SI;
10
11
12
    ⊟architecture RTL of Multiplier SI is
13
    □ component Reg
14
15
            generic (n: integer);
            port (D_IN: in std_logic_vector (n-1 downto 0);
16
    П
                    SI, CLK, RST, SLOAD, ENABLE: in std logic;
17
                    SO: out std_logic;
18
                    D OUT: out std logic vector (n-1 downto 0));
19
20
         end component;
         component Adder
21
     П
22
            generic (n: integer:=4);
           port (A, B: in std_logic_vector (n-1 downto 0);
    SUM: out std_logic_vector (n-1 downto 0);
23
     24
25
                    COUT: out std logic);
26
         end component;
27
         component CtrlLogic SI
     generic (n: integer:=4);
28
            port (Rst, CLK: in std_logic;
SL_A, SL_B, SL_H, SL_L, SL_C: out std_logic;
29
30
                    EN_A, EN_B, EN_H, EN_L, EN_C : out std logic);
31
32
         end component;
         signal SL A, SL B, SL H, SL L, SL C, EN A, EN B, EN H, EN L, EN C: std_logic; signal SO A, SO H: std_logic;
33
34
         signal A, B, SUM, H: std_logic_vector (n-1 downto 0);
signal C, COUT : std_logic_vector (0 downto 0);
35
36
37
         begin
        R_A: Reg generic map (n)
39
                 port map ((n-1 downto 0 => '0'), SI, CLK, RST, SL_A, EN_A, SO_A, A);
         A OUT <= A;
40
41
        R B: Reg generic map (n)
                 port map ((n-1 downto 0 => '0'), SO_A, CLK, RST, SL_B, EN_B, open, B);
42
43
        B OUT <= B;
        44
45
46
        R H: Reg generic map (n)
                  port map (SUM, C(0), CLK, RST, SL H, EN H, SO H, H);
48
         High <= H;
49
        R_L: Reg generic map (n)
                  port map ((n-1 downto 0 => '0'), SO H, CLK, RST, SL L, EN L, open, Low);
50
51
        U Add: Adder generic map (n)
                      port map (H, ((n-1 downto 0 \Rightarrow B(0)) and A), SUM, COUT(0));
53
         U_Ctl: CtrlLogic_SI GENERIC MAP (n)
                    port map (RST, CLK, SL_A, SL_B, SL_H, SL_L, SL_C, EN_A, EN_B, EN_H, EN_L, EN_C);
54
55 END RTL;
```