ΑΡΙΣΤΟΤΕΛΕΙΟ ΠΑΝΕΠΙΣΤΗΜΙΟ ΘΕΣΣΑΛΟΝΙΚΗΣ



Εργασία VLSI 2022


Μαρία Ξουρή ΑΕΜ:10240


Μετρήσεις

Στις επόμενες σελίδες περιγράφονται οι μετρήσεις και εικόνες των κυκλωμάτων

ΆΣΚΗΣΗ 1

Τα σχήματα που προκύπτουν είναι τα ακόλουθα







Οι αξιολογήσεις των αποτελεσμάτων εμφανίζονται συνολικά μετά την παρουσίαση των αποτελεσμάτων όλων των ασκήσεων.

Περιορισμοί του genus

```
create_clock [get_ports clk] -name clk -period 10 -waveform {0 5}

set_clock_latency 0.4 [get_clocks {clk}]

set_clock_uncertainty 0.05 [get_clocks clk]

set_clock_transition 0.1 [get_clocks clk]

set_output_delay -network_latency_included -max 1 -clock [get_clocks clk] [all_outputs]

set_output_delay -network_latency_included -min 0.4 -clock [get_clocks clk] [all_outputs]

set_load -max 0.5 [all_outputs]

set_load -min 0.01 [all_outputs]

set_input_delay -network_latency_included -max 1 -clock [get_clocks clk] [all_inputs]

set_input_delay -network_latency_included -min 0.4 -clock [get_clocks clk] [all_inputs]


set_driving_cell -lib_cell BUFX2 -max [all_inputs]
```

Τα αποτελέσματα του genus αποτελούν τα παρακάτω

AREA (μm^2)	GATES	SLACK (ps)	POWER (mW)
43707.546	8637	6036	4.18082e-03

BHMA 11

Το δίκτυο διανομής ισχύος είναι ικανό να τροφοδοτήσει όλο το κύκλωμα καθώς όπως φαίνεται στην διαδικασία του genus σε όσα instances υπάρχουν φορτώθηκε η VDD.



Αποτελέσματα Genus

BHMA 12

Τα αποτελέσματα του βήματος 12 αποτελούν τα παρακάτω

AREA (μm^2)			Switching P (mW)		Total POWER (mW)
31057.704	6.330	1.157	2.126	0.001935	3.286

Τα αποτελέσματα του βήματος 13 είναι τα παρακάτω

METALS	VIAS	WHIRE LENGTH (μm)
1-11	78261	407605340
2-10	104792	409318590

Παρατηρήσεις: Παρατηρούμε ότι όταν μειωθεί το εύρος των μετάλλων αυξάνονται περισσότερα VIAS και WHIRES τα οποία «χωρούν» στο ίδιο area γεγονός που δημιουργεί συμφόρηση.

BHMA 14

Τα αποτελέσματα του βήματος 14 είναι τα παρακάτω

AREA (μm^2)			Switching P (mW)		Total POWER (mW)
31205.106	6.312	1.192	2.317	0.001954	3.511

BUFFERS	SKEW	MIN	MAX	TRUNK	LEAVES
	GROUPS	DEPTH	DEPTH	LENGTH	LENGTH
21	1	2	2	667.935	7283.030


Με βάση τον πίνακα, ο στόχος για την στρέβλωση ικανοποιείται

Timing Corner	Worst Rising Leaf Slew	Worst Falling Leaf Slew	Worst Rising Trunk Slew	Worst Falling Trunk Slew	Leaf Slew Target Type	Leaf Slew Target	Trunk Slew Target Type	Trunk Slew Target
delay corner8:hold.early	0.068	0.071	0.050	0.053	ignored	-	ignored	-
delay corner8:hold.late	0.070	0.073	0.051	0.054	ignored	-	ignored	-
delay corner8:setup.early	0.068	0.071	0.050	0.053	ignored	-	ignored	
delay corner8:setup.late	0.070	0.073	0.051	0.054	explicit	0.150	explicit	0.150

AREA (μm^2)			Switching P (mW)	Leakage P(mW)	Total POWER (mW)
31191.768	6.318	1.18878	2.302039	0.001951	3.49277101
		033		37	

ΆΣΚΗΣΗ 2

Σχήμα



BHMA 6

Τα αποτελέσματα του genus αποτελούν τα παρακάτω

AREA (μm^2)	GATES	SLACK (ps)	POWER (mW)
43707.546	8637	6036	4.18082e-03

Τα αποτελέσματα του βήματος 12 αποτελούν τα παρακάτω

AREA (μm^2)			Switching P (mW)		Total POWER (mW)
31317.624	6.332	1.113	2.118	0.001853	3.233

BHMA 14

Τα αποτελέσματα του βήματος 14 είναι τα παρακάτω

AREA (μm^2)			Switching P (mW)		Total POWER (mW)
31276.242	6.339	1.143	1.143	0.001859	3.438


BUFFERS	SKEW	MIN	MAX	TRUNK	LEAVES
	GROUPS	DEPTH	DEPTH	LENGTH	LENGTH
21	1	2	2	667.935	7283.030

BHMA 15

AREA (μm^2)				Leakage P(mW)	
31276.242	6.334	1.143	2.3	0.001859	3.445

ΆΣΚΗΣΗ 3

Σχήμα



BHMA 6

Τα αποτελέσματα του genus αποτελούν τα παρακάτω

AREA (μm^2)	GATES	SLACK (ps)	POWER (mW)
43707.546	8637	6036	4.18082e-03

BHMA 12

Τα αποτελέσματα του βήματος 12 αποτελούν τα παρακάτω

AREA (μm^2)			Switching P (mW)		Total POWER (mW)
31046.418	6.398	1.157	2.119	0.001934	3.278

Τα αποτελέσματα του βήματος 14 είναι τα παρακάτω

AREA (μm^2)			Switching P (mW)		Total POWER (mW)
31276.242	6.339	1.19	2.301	0.001953	3.492


BUFFERS				TRUNK LENGTH	
21	1	2	2		7094.640

BHMA 15

AREA (μm^2)			Switching P (mW)		Total POWER (mW)
31203.054	6.387	1.189	2.292	0.001952 6	3.49

ΆΣΚΗΣΗ 4

Σχήμα



Περιορισμοί

```
create_clock [get_ports clk] -name clk -period 8 -waveform {0 4}

set_clock_latency 0.4 [get_clocks {clk}]

set_clock_uncertainty 0.05 [get_clocks clk]

set_clock_transition 0.08 [get_clocks clk]

set_output_delay -network_latency_included -max 1 -clock [get_clocks clk] [all_outputs]

set_output_delay -network_latency_included -min 0.4 -clock [get_clocks clk] [all_outputs]

set_load -max 0.5 [all_outputs]

set_load -min 0.01 [all_outputs]

set_input_delay -network_latency_included -max 1 -clock [get_clocks clk] [all_inputs]

set_input_delay -network_latency_included -min 0.4 -clock [get_clocks clk] [all_inputs]

set_driving_cell -lib_cell BUFX2 -max [all_inputs]

set_driving_cell -lib_cell BUFX16 -min [all_inputs]
```

Τα αποτελέσματα του genus αποτελούν τα παρακάτω

AREA (μm^2)	GATES	SLACK (ps)	POWER (mW)
43694.531	8640	4032	5.20465e-03

BHMA 12

Τα αποτελέσματα του βήματος 12 αποτελούν τα παρακάτω

AREA (μm^2)			Switching P (mW)		Total POWER (mW)
31081.302	4.416	1.445	2.664	0.001938	4.111

BHMA 14


AREA (μm^2)			Switching P (mW)	Leakage P(mW)	Total POWER (mW)
31230.414	4.345	1.489	2.895	0.001956	4.386


BUFFERS				TRUNK LENGTH	
21	1	2	2	590.305	7258.100

Τα αποτελέσματα του βήματος 15 είναι τα παρακάτω

AREA (μm^2)			Switching P (mW)		Total POWER (mW)
31335.7	4.548	1.196	2.4856	0.0196	4.387

ΆΣΚΗΣΗ 5





Τα αποτελέσματα του genus αποτελούν τα παρακάτω

AREA (μm^2)	GATES	SLACK (ps)	POWER (mW)
46121.235	9320	5	2.58593e-03

BHMA 12

Τα αποτελέσματα του βήματος 12 αποτελούν τα παρακάτω

AREA (μm^2)			Switching P (mW)		Total POWER (mW)
31317.624	2.32	0.76	1.53	0.001931	2.29193

BHMA 14

Τα αποτελέσματα του βήματος 14 είναι τα παρακάτω

AREA (μm^2)			Switching P (mW)		Total POWER (mW)
31224.258	2.84	0.785	1.316	0.001953	2.102

BUFFERS	SKEW	MIN MAX		TRUNK	LEAVES	
	GROUPS	DEPTH	DEPTH	LENGTH	LENGTH	
21	1	2	2	548.570	7394.720	


BHMA 15


AREA	SLACK	Internal	Switching	Leakage	Total
(μm^2)	(ns)	P (mW)	P (mW)	P(mW)	POWER
					(mW)


31224.258	2.37	0.638	2.32	0.001953	2.96

ΑΣΚΗΣΗ 6

Σχήμα







Τα αποτελέσματα του genus αποτελούν τα παρακάτω

AREA (μm^2)	GATES	SLACK (ps)	POWER (W)
38858.555	8521	6071	2.73848e-03

BHMA 12

Τα αποτελέσματα του βήματος 12 αποτελούν τα παρακάτω

AREA (μm^2)			Switching P (mW)		Total POWER (mW)
27082.296	6.143	0.74867	2.099	0.00183568	2.849412
		852			45

Τα αποτελέσματα του βήματος 14 είναι τα παρακάτω

AREA (μm^2)			Switching P (mW)	Leakage P(mW)	Total POWER (mW)
27204.048	6.133	0.7615	2.161	0.00185	2.925

BUFFERS				TRUNK LENGTH	
8	1	2	3	324.930	6386.655

BHMA 15

AREA (μm^2)			Switching P (mW)		Total POWER (mW)
31276.242	6.127	0.7615	2.163	0.00185	2.926

Αξιολόγηση αποτελεσμάτων

Τα αποτελέσματα των reports φαίνονται συγκριτικά στους ακόλουθους πίνακες

ΑΣΚΗΣΗ	AREA (μm^2)	SLAC K (ns)	Internal P (W)	Switching P (W)	Leakag e P(W)	Total POWER (W)
		ВН	MA	12		
1	31057.704	6.330	1.157	2.126	0.00193 5	3.286
2	31317.624	6.332	1.113	2.118	0.00185	3.233
3	31046.418	6.398	1.157	2.119	0.00193 4	3.278
4	31081.302	4.416	1.445	2.664	0.00193 8	4.111
5	31317.624	2.32	0.76	1.53	0.00193	2.29193
6	27082.296	6.143	0.74867 852	2.099	0.00183 568	2.849412 45
		BH	MA	14		
1	31205.106	6.312	1.192	2.317	0.00195 4	3.511
2	31276.242	6.339	1.143	1.143	0.00185 9	3.438
3	31276.242	6.339	1.19	2.301	0.00195	3.492
4	31230.414	4.345	1.489	2.895	0.00195 6	4.386
5	31224.258	2.84	0.785	1.316	0.00195 3	2.102
6	27204.048	6.133	0.7615	2.161	0.00185	2.925

BHMA 15									
1	31191.768	6.318	1.18878 033	2.302039	0.00195 137	3.492771 01			
2	31276.242	6.334	1.143	2.3	0.00185 9	3.445			
3	31203.054	6.387	1.189	2.292	0.00195 26	3.49			
4	31335.7	4.548	1.196	2.4856	0.0196	4.387			
5	31224.258	2.37	0.638	2.32	0.00195	2.96			
6	31276.242	6.127	0.7615	2.163	0.00185	2.926			

Άσκηση 2: Στην άσκηση 2 έχουμε βάλει τη ρύθμιση του High Effort γεγονός που αυξάνει το slack κάνοντας το κύκλωμα γρηγορότερο.

Άσκηση 3: Στην άσκηση 3 έχουμε χρησιμοποιήσει το 85% του πυρήνα γεγονός που αυξάνει το slack καθώς χρησιμοποιούνται περισσότερα λογικά κυκλώματα και τα αποτελέσματα προκύπτουν πιο γρήγορα. Επιπλέον μειώνεται ελάχιστα το area καθώς τα στοιχεία τοποθετούνται πιο κοντά.

Άσκηση 4: Στην άσκηση 4 έχουμε μειώσει την περίοδο γεγονός που επηρεάζει σημαντικά το slack καθώς μειώνεται κατά 2 μονάδες. Αυτό οφείλεται στο γεγονός ότι το slack εξαρτάται από την περίοδο σύμφωνα με τον τύπο:

$$T_{slack} = T_{clock_path} + T_{cycle} - T_{data_path}$$

Αν μειωθεί η περίοδος μειώνεται και το slack.

Επιπλέον αυξάνεται και το power καθώς μειώνεται η περίοδος και αυξάνεται η συχνότητα.

Άσκηση 5: Στο βήμα 5 χρησιμοποιήθηκε η slow βιβλιοθήκη γεγονός που οδηγεί στην μείωση του slack. Το κύκλωμα είναι γενικά πιο αργό με την βιβλιοθήκη αυτή γεγονός που μειώνει σε μεγάλο βαθμό την ισχύ του καθώς όσο πιο ταχύ είναι το κύκλωμα τόσο μεγαλύτερη ενέργεια ξοδεύεται. Επιπλέον αυξήθηκε και το area καθώς τα πιο αργά κελιά απαιτούν περισσότερο χώρο.

Ασκηση 6: Στην άσκηση 6 χρησιμοποιήθηκε clock gating οδηγώντας στην μείωση του Internal Power καθώς αφαιρείται το σήμα του ρολογιού όταν δεν χρησιμοποιείται. Επιπλέον, έχει μειωθεί το area διότι πολλές φορές κάποια flip flop που υλοποιούν την δουλειά του clock gating αφαιρούνται.

CMD για Άσκηση 1

Genus

set_db init_lib_search_path

```
/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045
set_db library
/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/
timing/fast_vdd1v0_basicCells.lib
set_db lef_library
{"/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045
5/lef/gsclib045_tech.lef"
"/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045
/lef/gsclib045_macro.lef"}
set_db script_search_path /mnt/scratch_b/users/m/marixour/Desktop/
set_db init_hdl_search_path /mnt/scratch_b/users/m/marixour/Desktop/
read grc
/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/
qrc/qx/gpdk045.tch
read hdl picorv32.v
elaborate picorv32
check_design
set_db / .use_scan_seqs_for_non_dft false
read_sdc periorismoiask.sdc
check_timing_intent
syn_generic
syn_map
syn opt
report_area > /mnt/scratch_b/users/m/marixour/ASK1/report_area_g.txt
report_power > /mnt/scratch_b/users/m/marixour/ASK1/report_power_g.txt
report_gates > /mnt/scratch_b/users/m/marixour/ASK1/report_gates_g.txt
report_timing > /mnt/scratch_b/users/m/marixour/ASK1/report_timing_g.txt
write_design -base_name /mnt/scratch_b/users/m/marixour/Desktop/genus_invs_des_e1/e1_ -innovus picorv32
write_hdl > /mnt/scratch_b/users/m/marixour/Desktop/genus_invs_des_e1/design_e1.v
write_script > /mnt/scratch_b/users/m/marixour/Desktop/genus_invs_des_e1/constraints_e1.g
write_sdc > /mnt/scratch_b/users/m/marixour/Desktop/genus_invs_des_e1/constraints_e1.sdc
innovus
```

Innovus

```
set ::TimeLib::tsgMarkCellLatchConstructFlag 1
set _timing_enable_new_write_flow_machine_readable 1
set conf_qxconf_file NULL
set conf_qxlib_file NULL
set dbgDualViewAwareXTree 1
set defHierChar /
set distributed_client_message_echo 1
set distributed_mmmc_disable_reports_auto_redirection 0
set enable_ilm_dual_view_gui_and_attribute 1
set enc_enable_print_mode_command_reset_options 1
set init_gnd_net GND
set init_lef_file
{../../../apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference libs/G
PDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef
../../../apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GP
DK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef}
set init_mmmc_file Default_e8.view
set init_oa_search_lib {}
set init_original_verilog_files Desktop/genus_invs_des_e8/e8_.v
set init_pwr_net VDD
set init_top_cell picorv32
set init_verilog Desktop/genus_invs_des_e8/e1_.v
set latch_time_borrow_mode max_borrow
set metric_page_cfg_format {html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map }}
{summary_flow {!!map {type {!!str header} title {!!str {}}}}} {!!map {summary_flow_t
{!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric
{!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str
Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str
flow.template.feature_enabled} title {!!str {Enabled features}}}} { {!!map {metric {!!str
flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}}
{!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str
flow.last_child_snapshot} title {!!str {Last step}}}}}}}} { !!map {design_image {!!map {type
{!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str
{Design Display}}}}}}}{{ !!map {summary_qor {!!map {type {!!str header} title {!!str
{Stylus QOR summary}}}}} {!!map {summary_qor_t {!!map {type {!!str table}}
```

```
per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str
WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default timing} tab {!!str
Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}}
navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} { {!!map {metric {!!str
timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str
timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}}
navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str
timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}}
navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}} { {!!map {metric {!!str
timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}}
{!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation
{!!map {view {!!str default_timing} tab {!!str Timing}}}} { {!!map {metric {!!str
timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str
default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str
FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg}
title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str
default_timing} tab {!!str Timing}}}}  {!!map {metric {!!str
timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}}
navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} { {!!map {metric {!!str
timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}}
{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}
link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str
timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str
timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str
Fanout\ group \{!!str DRV\ link_file_metric \{!!str timing.drv.report_file\}\}\ \{!!map \{metric
{!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str
clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock}
link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density}
group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group
{!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical}
title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric
{!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str
power_power}}}{!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route}
link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL}
group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title
{!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group
{!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str
Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}} }  {!!map {summary_cpu {!!map
{type {!!str header} title {!!str {Stylus runtime summary}}}}} { {!!map {summary_cpu_t
{!!map {type {!!str cpu}}}}}}}} { {!!map {Timing {!!seq {{!!map {timing _setup {!!map {type }
{!!str header} title {!!str {Setup Timing}}}}} { !!map {setup_tns_histogram {!!map {type
{!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup.histogram} title {!!str {Setup.hi
TNS (Per Group)}}}} show_label_every {!!int 10}}}} {!!map {setup_tns_view_histogram
{!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views}
title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}} {!!map
{timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str
timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}}
collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str
```

```
timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view
{!!str default_timing} tab {!!str Timing}}}} {!!map {metric {!!str
timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view
{!!str default_timing} tab {!!str Timing}}}} {!!map {metric {!!str
timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}} } {!!map
{timing_setup_pba {!!map {type {!!str header} title {!!str {Setup (PBA) Timing}}}}}} } {!!map
{setup_tns_histogram_pba {!!map {type {!!str histogram} metric {!!map {metric {!!str
timing.setup.pba.histogram} title {!!str {Setup (PBA) TNS (Per Group)}}}} show_label_every
{!!int 10}}}}} {!!map {setup_tns_view_histogram_pba {!!map {type {!!str histogram} metric
{!!map {metric {!!str timing.setup.pba.histogram.views} title {!!str {Setup (PBA) TNS (Per
View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold {!!map {type {!!str header}}
title {!!str {Hold Timing}}}}}} { !!map {hold_tns_histogram {!!map {type {!!str histogram}}
metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}}
show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str
histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS
(Per View)}}}} show_label_every {!!int 10}}}}}  {!!map {timing_hold_t {!!map {type {!!str
table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*}
View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq
{{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}
navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} { {!!map {metric {!!str Timing}}}}
timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view
{!!str default_timing} tab {!!str Timing}}}} {!!map {metric {!!str
timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}{!!map
{timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} } {!!map
{timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map
{metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map
{metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}
link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str
timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str
timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str
timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str
timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str
timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise}
title {!!str Noise} group {!!str SI}}}}}}  { !!map {timing_cpu {!!map {type {!!str header} title
{!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}}} {{!!map
{clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map
{metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map
{\text{metric } \{!!str \{ \land .* \land .(?!total\$)[ \land \ .] + \$ \}} \text{ title } \{!!str \{ \} \} \text{ group } \{!!str | \text{Instances} \} \text{ graph\_type}
{!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title
{!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title
{!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title
{!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg}
title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str
clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str
clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str
{^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer
{!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str
```

```
Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}}
{!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}}
{!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}}
{!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric
{!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}
{!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map
{clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map
{clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot
{!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}}}
{!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str
histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group
{!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none}
renderer {!!str histogram}}} {!!map {metric {!!str
clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title
{!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}}
{!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock
Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none}
renderer {!!str histogram}}} {!!map {metric {!!str
clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map
{title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}}
{!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str
#Logic}}}}}} }  hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} }  {!!map
{clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map
{clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot
{!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}}} {{!!map
{title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}}
{!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}}
{!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str
histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str
Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none}
renderer {!!str histogram}}} {!!map {metric {!!str
clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str
{ }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}}
{!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non
Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer
{!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group
{!!str Logic}}}}}}} }  hidden {!!true 1} title {!!str {Per Cell Area}}}}}}  {!!map
{clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map
{clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true
1) ar_metric {!!seq {{!!map {title {!!str { }}} group {!!str Buffers} graph_type {!!str none}
renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group
{!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none}
renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group
{!!str Inverters}}}}}}} }  hidden {!!true 1} title {!!str {Cell Creators}}}}}} }  {!!map
{clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t
{!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq
{{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map
{metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str
```

```
none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str
Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk}
group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str
Nets}}}}}}  hidden {!!true 1} title {!!str Nets}}}}}  {itle {!!str Nets}}}}}  {itle {!!map {clock_phys_cap {!!map {type}
{!!str header} title {!!str {}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table}}
per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }}} group {!!str Wire}}
graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str
clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str
clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str
clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }}
group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str
clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str
clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str
clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }}}
group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str
clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} { !!map {metric {!!str
clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str
clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str
clock.capacitance.sink.*} group {!!str Sink}}}}}}  { !!map {clock_phys_advanced {!!map
{type {!!str header} title {!!str {}}}}} {!!map {clock_phys_buffer_constraint {!!map {type
{!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str
table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str
clock.buffer_depth_constraint.skew_group:*.*}}}}}}  hidden {!!true 1} title {!!str {Buffer
Depth Constraints}}}}}{ {!!map {clock_phys_stage_constraint {!!map {type {!!str
collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table}}
auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str
clock.stage_depth_constraint.*}}}}}}  hidden {!!true 1} title {!!str {Stage Depth
Constraints}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map
{clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map
{metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str
{Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}}
title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str
{clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable
Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str
Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str
clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map
{metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}}
{!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str
Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group
{!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count}
group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max}
group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count}
group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max}
group {!!str Fanout}}}}}}} }  { !!map {clock_drv_advanced {!!map {type {!!str header} title
{!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map
{clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1}
ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}}} group {!!str
{Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}}}
```

```
group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*}
group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str
Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map
{metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}} }hidden {!!true 1} title
{!!str Detail}}}}} { !!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map
{clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree}}
{!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str
clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str
clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}} }  hidden {!!true 1} title
{!!str {Clock Halo}}}}}} { !!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str
Transition}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1}}
ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*}
group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str
clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target
Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group
{!!str {Leaf Transition Target Stats}}}}}}}} { {!!map {clock_drv_tran {!!map {type {!!str
header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str
collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table}}
auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str
clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map
{metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str
{Auto Target}}}} {!!map {metric {!!str
clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map
{metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str
Trunk}}} {!!map {metric {!!str
clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}
hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}}  { !!map
{clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map
{clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map
{{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}}
ar_metric {!!seq {{!!map {metric {!!str
clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto
Target}}}} {!!map {metric {!!str
clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map
{metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str
Trunk}}} {!!map {metric {!!str
clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}
hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}}  {!!map
{clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map
{clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target
{!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric
{!!str clock.transition.primary_half_corner.top.%.*}}}}}}  hidden {!!true 1} title {!!str {Top
Transition Distribution}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str
collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table}}
per_snapshot {!!true 1} key {!!map {Target {!!str
clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str
clock.transition.primary_half_corner.trunk.%.*}}}}}}  hidden {!!true 1} title {!!str {Trunk
Transition Distribution}}}}}{!!map {clock_drv_tran_leaf {!!map {type {!!str
```

```
collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table}}
per_snapshot {!!true 1} key {!!map {Target {!!str
clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str
clock.transition.primary_half_corner.leaf.%.*}}}}}}} hidden {!!true 1} title {!!str {Leaf
Transition Distribution}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str
Latency/Skew}}}}} { !!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1}
per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str
clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str
Latency}}} {!!map {metric {!!str
clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}}
{!!map {metric {!!str
clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group
{!!str {Skew Band}}}}}}}}{ {!!map {clock_skew_advanced {!!map {type {!!str header} title
{!!str {}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested
{!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1}
per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str
clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric
{!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map
{metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}}
{!!map {metric {!!str clock.skew_group:%.delay_corner:%.early.gate} title {!!str
Gate}}} {!!map {metric {!!str clock.skew.group:%.delay_corner:%.early.wire} title
{!!str Wire}}} {!!map {metric {!!str clock.skew_group:%.delay_corner:%.early.target}
title {!!str Target}}} {!!map {metric {!!str
clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}}
{!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group
{!!str {Skew band}}}}}}}} }  hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}}
{!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map
{clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot
{!!true 1} key {!!map {{Skew Group | Corner} {!!str
clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric
{!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map
{metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group
{!!str Skew}}} {!!map {metric {!!str clock.skew_group:%.delay_corner:%.late.gate}
title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str
clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}}
{!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str
Target} group {!!str Skew}}} {!!map {metric {!!str
clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group
{!!str Skew}}} {!!map {metric {!!str
clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew
band}}}}}} } hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}}  { !!map {cts_cpu
{!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str
cpu}}}}}}  { !!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header}}
title {!!str Physical}}}}} { !!map {physical_physical_t {!!map {type {!!str table} per_snapshot
{!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density}} title {!!str Density}}}
{!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map
{metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str
design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title
```

```
{!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked
area}}}}}}}{{ !!map {physical_physical_advanced {!!map {type {!!str header} title {!!str
{}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map
{physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot
{!!true 1} ar metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph type
{!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register}
title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg}
title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch}
title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str
design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric
{!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map
{metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard
Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total
(SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str
Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str
Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}}
{!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}}
{!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str
MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str
MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group
{!!str MSV}}} {!!map {metric {!!str design.instances.always on} title {!!str always on}
group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str
Total}}}}}}  hidden {!!true 1} title {!!str {Instances Detail}}}}} }  {!!map
{physical_physical_area {!!map {type {!!str collapse_header} nested {!!map
{physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot
{!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type
{!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title
{!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title
{!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str
latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str
buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str
inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial}
title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell}
title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title
{!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str
physical group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group
{!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str
Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group
{!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str
MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str
MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str
MSV}}} {!!map {metric {!!str desgn.area} title {!!str total} group {!!str Total}}}}}}} hidden {!!true 1} title {!!str {Area
Detail}}}}}  {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str collapse_header} nested {!!map {type {!map {type {type {!!map {type {!!map {type {type {!!map {type {!!map {type {type {!
{!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}} group {!!str Multibit}}}}}}})}
hidden {!!true 1} title {!!str {Multibit Detail}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {type {!!str collaps
{physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}}
ar metric {!!seq {{!!map {metric {!!str design.instances.vth;%} group {!!str Instances} title {!!str Total}}}} {{!!map {metric {!!str design.instances.vth;%} group {!!str Instances} title {!!str Total}}}} {{!!map {metric {!!str design.instances.vth;%} group {!!str Instances} title {!!str Total}}}} {{!!map {metric {!!str design.instances.vth;%} group {!!str Instances} title {!!str Total}}}}} {{!!map {metric {!!str design.instances.vth;%} group {!!str Instances} title {!!str Total}}}}}} {{!!map {metric {!!str design.instances.vth;%} group {!!str Instances} title {!!str Total}}}}}}}}
design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str
Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}
{!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide
{!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:*}}} title {!!str
```

```
Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}}}
hierarchical_separator {!!str /}}}} hidden {!!true 1} title {!!str Per-Block}}}} {!!map {physical_check_place {!!map {type {!!str header} title
{!!str {Check Place}}}}}} { !!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1}
ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}}} {!!map
 \{physical\_cpu\_t \{!!map \{type \{!!str cpu\}\}\}\}\}\} \{!!map \{Power \{!!seq \{\{!!map \{power\_power \{!!map \{type \{!!str header\} title \{!!str Power}\}\}\}\}\}\}\}\}\}\}\} \{!!map \{power\_power \{!!map \{type \{!!str header\} title \{!!str Power\}\}\}\}\}\}\}\} \{!!map \{power\_power \{!!map \{type \{!!str header\} title \{!!str Power}\}\}\}\}\}\}\}
{!!map {power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group
{!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}}} title {!!str {}} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str
histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title
{!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map
{metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}} } {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map
{power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1}
per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} }hidden
{!!true 1} title {!!str {Leakage Details}}}}} { !!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t
{!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str
{Internal Power Breakdown}}}}}}}} }hidden {!!true 1} title {!!str {Internal Details}}}}} } {!!map {power_switching {!!map {type {!!str
collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq
{{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}} }hidden {!!true 1} title {!!str {Switching
Details}}}}}  {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table}} }
auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!stq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}
graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric
{!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}
graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type
{!!str header} title {!!str Runtime}}}}} { !!map {power_cpu_t {!!map {type {!!str cpu}}}}}} { !!map {Route {!!seq {{!!map {route_route {!!map {route_route {!map {route_route {!!map {route_route {!map {route {!map {route {!map {route {!map {route {langune {lan
{type {!!str header} title {!!str Routing}}}}} { !!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str image_plot} ar_metric {!!seq {{!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str image_plot} ar_metric {!!seq {{!!str image_plot} ar_metric {!!seq {{instr image_plot} ar_metric {!s
design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}} } {!!map
{route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str
Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}}} {!!map {metric {!!str overflow.vertical} title {!!str Ver} group {!!str Congestion}}}}
design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str
Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength}
title \{llstr \ Wirelength\}\}\} \{llmap \ \{metric \ \{llstr \ route.via.singlecut\} \ title \{llstr \ Single\} \ group \ \{llstr \ Vias\}\}\} \{llmap \ \{metric \ \{llstr \ route.via.multicut\} \ full \ fu
title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str
route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}}
{!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str
{Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}}
link_file_metric {!!str check.drc.report_file}}}}}}}  {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}}  {!!map
{route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} }
per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}}} {!!map {title {!!str { }} group {!!str Layer}
graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}} }hidden {!!str Layer}}}}}}}
title {!!str {Congestion Details}}}}}} { !!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type
{!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc}}} ar_metric {!!str %.drc} title {!!str %.drc}
Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group
{!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}} {!!map {per_type_drc
{!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool
{!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none}
renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}}
hidden {!!true 1} title {!!str {Per Type DRC}}}}}} { {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t
{!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str }
%.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}} hidden {!!true 1} title {!!str {Per Layer &
Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true
1) per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}}
{^.*layer..*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group
{!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str Total} group {!!str {Single Cut Vias}}}} {!!str {Single Cut Vias}}} {!!map {metric {!!str Total} group {!!str {Single Cut Vias}}}}} {!!map {metric {!!str Total} group {!!str {Single Cut Vias}}}}} {!!map {metric {!!str Total} group {!!str {Single Cut Vias}}}}} {!!map {metric {!!str Total} group {!!str Total}}}} {!!map {metric {!!str Tot
route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^*layer:.*$}} title {!!str { }} group
{!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single
Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str Total} group {!!str {Multiple Cut Vias}}}} }
route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer..*$}}} title {!!str { }} group
{!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str
{Multiple Cut Vias}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map
{rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str
design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}}
{!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map
{route_cpu {!!map {type {!!str header} title {!!str Runtime}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}} {!!map {Flow {!!seq {{!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}
{flow_log_flow_t!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!map {type {!map {type {!!map {type {!!map {type {!!map {type {!!map {type {!map {type {!!map {type {!!map {type {!!map {type {!!map {type {!map {type {!!map {type {!map {type {type {!map {type {t
{!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}
link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str
{Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}} hide_footers {!!true 1}
{flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} { !!map {flow_config_t {!!map {type {!!str dict_table}}
metric {!!map {metric {!!str flow.root_config}}}}}}}  {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map
{flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group
{!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime}
title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric
{!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group
{!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}} }} 
{!!map {type {!!str cpu}}}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str
{}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name}}
```

```
title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map
{metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map
{metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}}} {!!map {metric {!!str
{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str
WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}} {!!map {metric {!!str timing.setup.tns} title
{!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} { !!map {metric {!!str timing.setup.feps}
title {!!str FEPS} group {!!str {Setup (all)}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup
(reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title
{!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str TNS} group {!!str Timing}}}}} } {!!map {metric {!!str TNS} group {!!str Timing}}}}}
timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS}
group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str
TNS} group {!!str {Hold (all)}}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title
{!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}}
navigation \verb| \{!!str timing.hold.tns.path_group: reg2reg \} title \verb| \{!!str Timing\}\} \verb| \{!!map {metric {!!str timing.hold.tns.path_group: reg2reg } title {!!str TNS} \} | \{!!map {metric {!!str timing.hold.tns.path_group: reg2reg } title {!!str TNS} \} | \{!!map {metric {!!str timing.hold.tns.path_group: reg2reg } title {!!str TNS} \} | \{!!map {metric {!!str timing.hold.tns.path_group: reg2reg } title {!!str TNS} \} | \{!!map {metric {!!str timing.hold.tns.path_group: reg2reg } title {!!str TNS} \} | \{!!map {metric {!!str timing.hold.tns.path_group: reg2reg } title {!!str TNS} \} | \{!!map {metric {!!str timing.hold.tns.path_group: reg2reg } title {!!str TNS} \} | \{!!map {metric {!!str timing.hold.tns.path_group: reg2reg } title {!!str TNS} \} | \{!!map {metric {!!str timing.hold.tns.path_group: reg2reg } title {!!str TNS} \} | \{!!map {metric {!!str timing.hold.tns.path_group: reg2reg } title {!!str TNS} \} | \{!!map {metric {!!str timing.hold.tns.path_group: reg2reg } title {!!str TNS} \} | \{!!map {metric {!!str timing.hold.tns.path_group: reg2reg } title {!!str timing.hold.t
group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} { !!map {metric {!!str
timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title
{!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load}
group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group
{!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock}
link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map
{metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group
{!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str
physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map
{metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str
WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}}} {!!map {metric
{!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory}
group {!!str Tool} link_table {!!str flow_cpu}}}}}}}} }  { !!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header}} title {!!str
\label{thm:continuity:per_snapshot} $$\{!!map \{timing\_setup\_t \{!!map \{type \{!!str\ table\}\ per\_snapshot \{!!true\ 1\}\ key \{!!map \{Group\ \{!!str\ table\}\ per\_snapshot \{!!true\ 1\}\ key \{!!map\ \{Group\ \{!!str\ table\}\ per\_snapshot\ \{!!true\ 1\}\ key \{!!map\ \{Group\ \{!!str\ table\}\ per\_snapshot\ \{!!true\ 1\}\ key \{!!map\ \{Group\ \{!!str\ table\}\ per\_snapshot\ \{!!true\ 1\}\ key\ \{!!map\ \{Group\ \{!!str\ table\}\ per\_snapshot\ \{!true\ 1\}\ key\ \{!!map\ \{true\ 1\}\ per\_snapshot\ \{!true\ 1\}\ per\_snapshot\ p
timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric
{!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}}
{!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str
Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} 
{!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str
timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str
timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map
{metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str
Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}!!
header} title {!!str {Design Rule Violations}}}}}} { !!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!str table} per_snapshot {!!true 1} ar_metric {!!seq {!!str table} per_snapshot {!!tru
{metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str
Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group
{!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str
timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst}
group {!!str Fanout}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title
{!!str Noise} group {!!str SI}}}}}}}}}} }} }} }
{clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}
group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer
{!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str
clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}}}
group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}}
{!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str
Area\}\} \\ \{!!map \{metric \{!!str \{^.* \setminus (?!total\$)[^{\.}]+\$\}\} title \{!!str \{\}\} group \{!!str Area\} graph\_type \{!!str none\} renderer \{!!str histogram\}\}\} \\ \{!!map \{metric \{!!str \{^.* \setminus (?!total\$)[^{\.}]+\$\}\} title \{!!str \{\}\} group \{!!str Area\} graph\_type \{!!str none\} renderer \{!!str histogram\}\}\} \\ \{!!map \{metric \{!!str \{^.* \setminus (?!total\$)[^{\.}]+\$\}\} title \{!!str \{\}\} group \{!!str Area\} graph\_type \{!!str none\} renderer \{!!str histogram\}\}\} \\ \{!!map \{metric \{!!str \{^.* \setminus (?!total\$)[^{\.}]+\$\}\} title \{!!str \{\}\} group \{!!str Area\} graph\_type \{!!str none\} renderer \{!!str histogram\}\}\} \\ \{!!map \{metric \{!!str \{^.* \setminus (?!total\$)[^{\.}]+\$\}\} title \{!!str \{\}\} group \{!!str Area\} graph\_type \{!!str none\} renderer \{!!str histogram\}\}\} \\ \{!!map \{metric \{!!str \{^.* \setminus (?!total\$)[^{\.}]+\$\}\} title \{!!str \{\}\} group \{!!str Area\} graph\_type \{!!str none\} renderer \{!!str histogram\}\} \} \\ \{!!map \{metric \{!!str \{^.* \setminus (?!total\$)[^{\.}]+\$\}\} title \{!!str \{, (...) final (...) final
{!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters}
group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str
clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}}
{!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}} } {
{!!str header} title {!!str {}}}}}} { !!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str
{ }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top}
group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str
clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str
histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str Cop} group {!!str Gate}}} {!!map {metric {!!str Cop} group {!!str Gate}}}} {!!map {metric {!!str Cop} group {
clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group
{!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str
clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group
{!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str Leaf} group {!!str Total}}}} 
clock.capacitance.sink.*} group {!!str Sink}}}}}}}  {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}}}  {!!map {clock_drv_t {!!map {type {!!str header} title {!!str DRV}}}}}  {!!map {clock_drv_t {!!map {type {!!str header} title {!!str DRV}}}}}  {!!map {clock_drv_t {!!map {type {!!str header} title {!!str DRV}}}}}  {!!map {clock_drv_t {!!map {type {!!str header} title {!!str DRV}}}}}  {!!map {clock_drv_t {!!map {type {!!str header} title {!!str DRV}}}}  {!!map {clock_drv_t {!!map {type {!!str header} title {!!str DRV}}}}  {!!map {clock_drv_t {!!map {type {!!str header} title {!!str DRV}}}}  {!!map {clock_drv_t {!!map {type {!!str header} title {!!str DRV}}}}  {!!map {clock_drv_t {!!map {type {!!str header} title {!!str DRV}}}}}  {!!map {clock_drv_t {!!map {type {!!str header} title {!!str DRV}}}}}  {!!map {clock_drv_t {!!map {type {!!str header} title {!!str DRV}}}}}  {!!map {clock_drv_t {!!map {type {!!str header} title {!!str DRV}}}}}  {!!map {clock_drv_t {!!map {type {!!str header} title {!!str DRV}}}}}  {!!map {clock_drv_t {!!map {type {!!str header} title {!!str DRV}}}}}  {!!map {clock_drv_t {!!map {type {!!str DRV}}}}}}  {!!map {type {!!str DRV}}}}  {!!map {type {!!str DRV}}}}  {!!map {type {!!str DRV}}}}  {!!map {type {!!str DRV}}}}}  {!!map {type {!!str DRV}}}}  {!!map {type {!!str DRV}}}}}  {!!map {!!m
{type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count}
group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining
Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map
{metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str
clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str
Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map
{metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title
{!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str Clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}}
clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group
```

{!!str Fanout}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}} { {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1}}} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str Clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}} } {{!!map {physical_physical_t {!!map {type {!!str header} title {!!str Physical}}}}} {{!!map {physical_t {!!map {type {!!str table} } per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}}}}}}}}}}}} $design.blockages.place.area\} title \\ \{!!str \{Blocked area\}\}\}\}\}\}\} \\ \{!!map \{physical_check_place \\ \{!!map \{type \{!!str header\} title \{!!str \{Check_place \}\}\}\}\}\}\}\} \\ \{!map \{physical_check_place \}\} \\ \{!map \{type \{!!str header\} title \{!!str \{Check_place \}\}\}\}\}\} \\ \{!map \{type \{!!str header\} title \{!!str \{Check_place \}\}\}\}\} \\ \{!map \{type \{!!str header\} title \{!!str \{Check_place \}\}\}\}\} \\ \{!map \{type \{!!str header\} title \{!!str header\} title \{!!str header\}\}\} \\ \{!map \{type \{!!str header\} title \{!!str header\} title \{!!str header\}\}\} \\ \{!map \{type \{!!str header\} title \{!!str header\}\}\} \\ \{!map \{type \{!!str header\} title \{!!str header\} title \{!!str header\}\}\} \\ \{!map \{type \{!!str header\} title \{!!str header\} title \{!!str header\}\}\} \\ \{!map \{type \{!!str header\} title \{!!str header\} title \{!!str header\} title \{!!str header\} title \{!!str header\}\} \\ \{!map \{type \{!!str header\} title \{!!str header} tit$ Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}},}litalpap {power {!!map {power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\...*\$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str {}} histogram}}}{!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}}{!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}, }lefaller { {!!str {Total Clock Power}}}}}}}}}}}iletaller { {!!map {route_route {!!map {type {!!str header} title {!!str header} title {!!str header} title {!!str header} title {!!str header} } {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}} }} }} } {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} { !!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1}} ar_metric {!!seq {{\!!map {metric {\!!str flow.cputime} title {\!!str CPU} group {\!!str Runtime}}} {\!!map {metric {\!!str flow.cputime.total} title {\!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} are title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} are title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} are title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} are title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} are title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} are title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} are title {!!str flow.memory.memory.resident} are title {!!str flow.memory.resident} are title {!!str flow.memory.memo {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.cputime} title {!!str CPU}}}}}}}}}}

```
set pegDetailResScaleFactor 1
set pegEnableDualViewForTQuantus 1
set report_inactive_arcs_format {from to when arc_type sense reason}
set report_timing_format {timing_point flags arc edge cell fanout transition delay arrival}
set spgUnflattenllmInCheckPlace 2
suppressMessage -silent GLOBAL-100
unsuppressMessage -silent GLOBAL-100
suppressMessage -silent GLOBAL-100
unsuppressMessage -silent GLOBAL-100
set timing_enable_default_delay_arc 1
set timing_report_enable_machine_readable_arrival_calc 1
set timing_report_retime_formatting_mode retime_replace
init_design
```

```
getIoFlowFlag
setIoFlowFlag 0
floorPlan -site CoreSite -r 0.993763288448 0.75 15 15 15 15
uiSetTool select
getIoFlowFlag
fit
set sprCreateleRingOffset 1.0
set sprCreateleRingThreshold 1.0
set sprCreateleRingJogDistance 1.0
set sprCreateleRingLayers {}
set sprCreateleRingOffset 1.0
set sprCreateleRingThreshold 1.0
set sprCreateleRingJogDistance 1.0
set sprCreateleRingLayers {}
set sprCreateleStripeWidth 10.0
set sprCreateleStripeThreshold 1.0
set sprCreateleStripeWidth 10.0
set sprCreateleStripeThreshold 1.0
set sprCreateleRingOffset 1.0
set sprCreateleRingThreshold 1.0
set sprCreateleRingJogDistance 1.0
set sprCreateleRingLayers {}
set sprCreateleStripeWidth 10.0
set sprCreateleStripeThreshold 1.0
setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer
Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin { standardcell } -
skip_via_on_wire_shape { noshape }
addRing -nets {VDD GND} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 3 bottom
3 left 3 right 3} -spacing {top 3 bottom 3 left 3 right 3} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -
snap_wire_center_to_grid None
set sprCreateleRingOffset 1.0
set sprCreateleRingThreshold 1.0
set sprCreateleRingJogDistance 1.0
set sprCreateleRingLayers {}
set sprCreateleRingOffset 1.0
set sprCreateleRingThreshold 1.0
set sprCreateleRingJogDistance 1.0
set sprCreateleRingLayers {}
set sprCreateleStripeWidth 10.0
set sprCreateleStripeThreshold 1.0
set sprCreateleStripeWidth 10.0
set sprCreateleStripeThreshold 1.0
```

```
set sprCreateleRingOffset 1.0
set sprCreateleRingThreshold 1.0
set sprCreateleRingJogDistance 1.0
set sprCreateleRingLayers {}
set sprCreateleStripeWidth 10.0
set sprCreateleStripeThreshold 1.0
setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -
extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -
trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -
stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only
true -allow_jog { padcore_ring block_ring } -skip_via_on_pin { standardcell } -skip_via_on_wire_shape { noshape }
addStripe -nets {VDD GND} -layer Metal9 -direction horizontal -width 3 -spacing 3 -number_of_sets 3 -start_from bottom -
switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit
Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
saveDesign picorv32
globalNetConnect VDD -type pgpin -pin VDD -inst *
globalNetConnect VDD -type tiehi -instanceBasename *
globalNetConnect GND -type pgpin -pin VSS -inst *
globalNetConnect GND -type tielo -instanceBasename *
createPGPin VDD -net VDD -geom Metal8 2 0 5 1
createPGPin GND -net GND -geom Metal8 6 0 9 1
setSrouteMode -viaConnectToShape { padring ring stripe }
sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget {
nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -
floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1)
Metal11(11) } -nets { VDD GND } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal11(1) Metal11(11) }
saveDesign picorv32
setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
setEndCapMode -reset
setEndCapMode -boundary_tap false
setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFSpecialRouteSpec
setNanoRouteMode -quiet -timingEngine {}
setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X4 DLY4X1 DLY3X4 DLY3X1 DLY2X4 DLY2X1 DLY1X4 DLY1X1 CLKBUFX8
CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12
INVXL INVX8 INVX6 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2
CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
setPlaceMode -reset
setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 1 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -
moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
getPlaceMode
place_opt_design
report_timing > /mnt/scratch_b/users/m/_onoma_/report_timing12.txt
report_timing > /mnt/scratch_b/users/m/marixour/ASK1/report_timing12.txt
report area > /mnt/scratch b/users/m/marixour/ASK1/report area12.txt
report_power > /mnt/scratch_b/users/m/marixour/ASK1/report_power12.txt
set_power_analysis_mode -reset
```

```
set_power_analysis_mode -method static -analysis_view View_e8 -corner max -create_binary_db true -write_static_currents true -
honor_negative_energy true -ignore_control_signals true
set_power_output_dir -reset
set_power_output_dir ./run1
set_default_switching_activity -reset
set_default_switching_activity -input_activity 0.2 -period 10.0
read_activity_file -reset
set power-reset
set_powerup_analysis -reset
set_dynamic_power_simulation -reset
report_power -rail_analysis_format VS -outfile ./run1/picorv32.rpt
set\_rail\_analysis\_mode - method\ era\_static\ - power\_switch\_eco\ false\ - generate\_movies\ false\ - save\_voltage\_waveforms\ false\ - fal
generate_decap_eco true -accuracy xd -analysis_view View_e8 -process_techgen_em_rules false -enable_rlrp_analysis false -
extraction_tech_file
../.../..apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk04
5.tch -vsrc_search_distance 50 -ignore_shorts false -enable_manufacturing_effects false -report_via_current_direction false
setDrawView place
create_power_pads -net VDD GND -auto_fetch
create_power_pads -net VDD GND -auto_fetch
create_power_pads -net VDD GND -auto_fetch
setDrawView place
create_power_pads -net VDD GND -auto_fetch
create_power_pads -net VDD GND -auto_fetch
setDrawView place
create_power_pads -net VDD GND -auto_fetch
setDrawView place
setDrawView place
set_rail_analysis_mode -method era_static -power_switch_eco false -generate_movies false -save_voltage_waveforms false -
generate_decap_eco true -accuracy xd -analysis_view View_e8 -process_techgen_em_rules false -enable_rlrp_analysis false -
extraction_tech_file
../../..apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk04
5.tch -vsrc_search_distance 50 -ignore_shorts false -enable_manufacturing_effects false -report_via_current_direction false
setDrawView place
create_power_pads -clear
setDrawView place
create_power_pads -net VDD -auto_fetch
setDrawView place
create_power_pads -net VDD -vsrc_file vdd_e1__.pp
set_pg_nets -net VDD -voltage 1.1 -threshold 1
set_power_data -reset
set_power_data -format current -scale 1 run1/static_VDD.ptiavg
set_power_pads -reset
```

```
set_power_pads -net VDD -format xy -file vdd_e1__.pp
set_package -reset
set_package -spice {} -mapping {}
set_net_group -reset
set_advanced_rail_options -reset
analyze_rail -type net -results_directory ./run1 VDD
```

setLayerPreference powerNet -color {#0000FF #0010DE #0020BD #00319C #00417B #00525A #006239 #007318 #088300 #299400 #4AA400 #6AB400 #8BC500 #ACD500 #CDE600 #EFF600 #FFF900 #FFED00 #FFE200 #FFD600 #FFCB00 #FFB400 #FFB400 #FFB400 #FF9500 #FF8000 #FF6A00 #FF5500 #FF4000 #FF1500 #FF1500 #FF1500 #FF0000}

set_power_rail_display -plot none

setLayerPreference powerNet -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffed00 #ffcb00 #ffbf00 #ffbf00 #ffb400 #ffa800 #ff9500 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000}

set_power_rail_display -enable_voltage_sources 0 set_power_rail_display -enable_percentage_range 0

set_power_rail_display -plot none

setLayerPreference powerNet -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffed00 #ffcb00 #ffbf00 #ffbf00 #ffb400 #ffa800 #ff9500 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000}

::read_power_rail_results -power_db run1/power_9.db -rail_directory run1/VDD_25C_avg_7 -instance_voltage_window { timing whole } -instance_voltage_method { worst best avg worstavg }

set_power_rail_display -plot ir

setLayerPreference powerNet -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffed00 #ffcb00 #ffbf00 #ffbf00 #ffb400 #ffa800 #ff9500 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000}

set_power_rail_display -range_min 0 -range_max 8.44061 -advance_mode false -filter_max 8.44061 -filter_min 0

setLayerPreference powerNet -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffed00 #ffcb00 #ffbf00 #ffb400 #ffb400 #ffa800 #ff9500 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000}

setLayerPreference powerNet -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffed00 #ffed00 #ffcb00 #ffbf00 #ffb400 #ffb400 #ffa800 #ff9500 #ff8000 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000}

ΆΣΚΗΣΗ 7

Total Equivalent modules = 3

Έχουν παραχθεί τα ακόλουθα:

elaborate

```
Verification Report
Category
                                                                                                                                                                             Count
     Non-standard modeling options used:
         Tri-stated output:
Revised X signals set to E:
Floating signals tied to Z:
Command "add clock" for clock-gating:
                                                                                                                                                   checked
                                                                                                                                                   ves
                                                                                                                                                   not used
    Incomplete verification:
All primary outputs are mapped:
Not-mapped DFF/DLAT is detected:
All mapped points are added as compare points:
All compared points are compared:
User added black box:
Black box mapped with different module name:
Empty module is not black boxed:
Command "add ignore outputs" used:
Always false constraints detected:
Verified pin-equivalent outputs are unmapped:
                                                                                                                                                   yes
                                                                                                                                                  yes
yes
                                                                                                                                                   no
                                                                                                                                                   no
                                                                                                                                                   no
      User modification to design:
           Change gate type:
Change wire:
                                                                                                                                                                         no
                                                                                                                                                                         no
           Primary input added by user:
                                                                                                                                                                         no
     Conformal Constraint Designer clock domain crossing checks recommended: 2
           RTL5.1 Overlapped case items in parallel case statement:
RTL5.4 Partial case items in full case statement:
Multiple clocks in the design:
                                                                                                                                                                         used
                                                                                                                                                                         used *
                                                                                                                                                                         no
Design ambiguity:
Duplicate module definition:
Black box due to undefined cells:
Golden design has abnormal ratio of unreachable gates:
Ratio of golden unreachable gates:
Revised design has abnormal ratio of unreachable gates:
Ratio of revised unreachable gates:
All primary input bus ordering is consistent:
All primary output bus ordering is consistent:
                                                                                                                                                                                                            0
                                                                                                                                                                         no
                                                                                                                                                                         no
                                                                                                                                                                         no
                                                                                                                                                                         0%
                                                                                                                                                                         no
                                                                                                                                                                         0%
                                                                                                                                                                         yes
     Compare Results:
                                                                                                                                                                                                          PASS
```

Syn_generic - Syn_map

Verification Report		
category	Cou	nt
l. Non-standard modeling options used: Tri-stated output: Revised X signals set to E: Floating signals tied to Z: Command "add clock" for clock-gating:	checked yes no * not used	
Incomplete verification: All primary outputs are mapped: Not-mapped DFF/DLAT is detected: All mapped points are added as compare points: All compared points are compared: User added black box: Black box mapped with different module name: User moutification to design. Change gate type: Change wire: Primary input added by user:	yes no yes yes no no no	U
. Conformal Constraint Designer clock domain crossing of Multiple clocks in the design: . Design ambiguity: Duplicate module definition: Black box due to undefined cells: Golden design has abnormal ratio of unreachable gates. Powised design has abnormal ratio of unreachable gates:	no no no	Θ Θ
 Design ambiguity: Duplicate module definition: Black box due to undefined cells: Golden design has abnormal ratio of unreachable gates: Ratio of golden unreachable gates: Revised design has abnormal ratio of unreachable gates: Ratio of revised unreachable gates: All primary input bus ordering is consistent: All primary output bus ordering is consistent: 	0 no no no 1% no 0% yes yes	
6. Compare Results: Number of EQ compare points: Number of NON-EQ compare points: Number of Aborted compare points: Number of Uncompared compare points :	PASS 2314 0 0 0	

Verifica	tion Report			
Category	C	ount		
1. Non-standard modelin	g options used	 l:		0
Tri-stated output:	•	check	ed	
Revised X signals set t	o E:	yes		
Floating signals tied to		yes		_
Command "add clock	" for clock-gati	ng:	not used	ł
2. Incomplete verification	1:		0	
All primary outputs a			yes	
Not-mapped DFF/DL			no	
All mapped points are		pare points:	yes	
All compared points a			yes	
User added black box:		no		
Black box mapped wit		dule name:	no	
Empty module is not Command "add ignor		d.	no no	
Always false constrain			no	
3. User modification to d	esign:		0	
Change gate type:		no		
Change wire: Primary input added	by user	no	10	
 Conformal Constraint Multiple clocks in the 		domain cro n	_	s recommended: o
5. Design ambiguity:			0	
Duplicate module def	inition:	n	10	
Black box due to unde	efined cells:		no	
Golden design has ab	normal ratio of	funanahahl		
		unreachabi	e gates: no	0
Ratio of golden unrea		unreachabi	e gates: no o%	0
Ratio of golden unrea	chable gates:	no		5
Ratio of golden unrea Multiple clocks in the desig Design ambiguity:	chable gates: gn:			5
Ratio of golden unrea	chable gates: gn: 	no		5
Ratio of golden unrea Multiple clocks in the desig Design ambiguity: Duplicate module definitio Black box due to undefinec Golden design has abnorm	chable gates: gn: n: d cells: al ratio of unrea	no o no no chable gates:		
Ratio of golden unrea Multiple clocks in the designormal design ambiguity: Duplicate module definition Black box due to undefinee Golden design has abnorm Ratio of golden unreachabl	chable gates: gn: n: d cells: al ratio of unreade gates:	no o no no chable gates:	o%	
Ratio of golden unrea Multiple clocks in the desig Design ambiguity: Duplicate module definitio Black box due to undefinec Golden design has abnorm Ratio of golden unreachabl Revised design has abnorm	chable gates: gn: n: i cells: al ratio of unreade gates: al ratio of unreade	no o no no chable gates:	o%	
Ratio of golden unrea Multiple clocks in the designorm Design ambiguity: Duplicate module definition Black box due to undefinee Golden design has abnorm Ratio of golden unreachabl Revised design has abnorm Ratio of revised unreachabl All primary input bus order	n: d cells: al ratio of unrea e gates: al ratio of unrea e gates; al ratio of unrea in gates; al ratio of unrea in gates; ing is consistent	no no no chable gates: o% chable gates: to yes	o%	
Ratio of golden unrea Multiple clocks in the desig Design ambiguity: Duplicate module definitio Black box due to undefinec Golden design has abnorm Ratio of golden unreachabl Revised design has abnorm Ratio of revised unreachabl	n: d cells: al ratio of unrea e gates: al ratio of unrea e gates; al ratio of unrea in gates; al ratio of unrea in gates; ing is consistent	no no chable gates: o% chable gates: o%	o%	
Ratio of golden unrea Multiple clocks in the designorm ambiguity: Duplicate module definition Black box due to undefinee Golden design has abnorm Ratio of golden unreachabl Revised design has abnorm Ratio of revised unreachabl All primary input bus order All primary output bus order Compare Results:	n: it cells: al ratio of unrea e gates: al ratio of unrea e gates: al ratio of unrea le gates: ring is consistent	no no no chable gates: o% chable gates: o yes nt: yes	o%	
Ratio of golden unrea Multiple clocks in the desig Design ambiguity: Duplicate module definitio Black box due to undefined Golden design has abnorm Ratio of golden unreachabl Revised design has abnorm Ratio of revised unreachabl All primary input bus order All primary output bus order Compare Results: Number of EQ compare po	chable gates: n: d cells: al ratio of unreade gates: ing is consistent ering is consistent	no no no chable gates: o% chable gates: u o% chable gates: pes	o%	
Ratio of golden unrea Multiple clocks in the desig Design ambiguity: Duplicate module definitio Black box due to undefinec Golden design has abnorm Ratio of golden unreachabl Revised design has abnorm Ratio of revised unreachabl All primary input bus orde Compare Results: Number of EQ compare po Number of NON-EQ comp	n: d cells: al ratio of unrea e gates: ring is consistent ering is consistent ering is consistent ints: are points:	no no no chable gates: o% chable gates: t: yes nt: yes PASS 2267 o	o%	
Ratio of golden unrea Multiple clocks in the desig Design ambiguity: Duplicate module definitio Black box due to undefinec Golden design has abnorm Ratio of golden unreachabl Revised design has abnorm Ratio of revised unreachabl All primary input bus order All primary output bus order Compare Results: Number of EQ compare po	n: in: i cells: al ratio of unrea e gates: al ratio of unrea le gates: ring is consistent ering is consistent	no no no chable gates: o% chable gates: u o% chable gates: pes	o%	
Ratio of golden unrea Multiple clocks in the desig Design ambiguity: Duplicate module definitio Black box due to undefined Golden design has abnorm Ratio of golden unreachabl Revised design has abnorm Ratio of revised unreachabl All primary input bus orde All primary input bus orde All primary output bus ord Compare Results: Number of EQ compare po Number of NON-EQ compa Number of Aborted compa Number of Uncompared compa Number of Uncompared compa SES Command: report_statistics	chable gates: n: d cells: al ratio of unrea e gates: al ratio of unrea e gates: ining is consistent ering is consistent ering is consistent ints: are points: repoints: mpare points:	no no no chable gates: o% chable gates: o% chable gates: the yes pass 2267 o o	o%	
Ratio of golden unrea Multiple clocks in the desig Design ambiguity: Duplicate module definitio Black box due to undefined Golden design has abnorm Ratio of golden unreachabl Revised design has abnorm Ratio of revised unreachabl All primary input bus orde All primary input bus orde All primary output bus ord Compare Results: Number of EQ compare po Number of NON-EQ compa Number of Aborted compa Number of Uncompared compa Number of Uncompared compa: SSS Command: report_statistics	chable gates: n: d cells: al ratio of unrea e gates: al ratio of unrea e gates: ining is consistent ering is consistent ering is consistent ints: are points: repoints: mpare points:	no no no chable gates: o% chable gates: o% chable gates: the yes pass 2267 o o	o%	
Ratio of golden unrea Multiple clocks in the desig Design ambiguity: Duplicate module definitio Black box due to undefinec Golden design has abnorm Ratio of golden unreachabl Revised design has abnorm Ratio of revised unreachabl All primary input bus orde All primary input bus orde Compare Results: Number of EQ compare po Number of NON-EQ compa Number of Jhon-EQ compa Number of Uncompared compared to the compared compa	n: d cells: al ratio of unrea e gates: al ratio of unrea e gates: al ratio of unrea le gates: ring is consistent ering is cons	no no no chable gates: o% chable gates: to yes nt: yes PASS 2267 o o	o%	
Ratio of golden unrea Multiple clocks in the desig Design ambiguity: Duplicate module definitio Black box due to undefinec Golden design has abnorm Ratio of golden unreachabl Revised design has abnorm Ratio of revised unreachabl Revised design has abnorm Ratio of revised unreachabl Revised design has abnorm Ratio of Fevised unreachabl Rompare Results: Number of EQ compare po Number of NON-EQ compa Number of NON-EQ compa Number of Horompared compa Rompare design Compare Result Compare Result Compare Result Tompare Result Controdule name	chable gates: n: d cells: al ratio of unreade e gates: ring is consistent ering is consistent ering is consistent ering is consistent ering is consistent	no no no chable gates: o% chable gates: o syes nt: yes PASS 2267 o o Revised picorv32	o%	
Ratio of golden unrea Multiple clocks in the designorm of the design ambiguity: Duplicate module definition Black box due to undefined Golden design has abnorm Ratio of golden unreachable Revised design has abnorm Ratio of revised unreachable results: Number of EQ compare po Number of NON-EQ companumer of Aborted companumer of Uncompared companies of Uncompared Results of Uncompared Results of Uncompared Results of Tompare Results o	chable gates: n: d cells: al ratio of unrea e gates: al ratio of unrea e gates: inting is consistent ering is consistent ering is consistent sare points: are points: bmpare points: cs Golden picorv32	no no no chable gates: o% chable gates: o syes nt: yes PASS 2267 o o Revised picorv32	o%	
Ratio of golden unrea Multiple clocks in the desig Design ambiguity: Duplicate module definitio Black box due to undefined Golden design has abnorm Ratio of golden unreachabl Revised design has abnorm Ratio of revised unreachabl Revised design has abnorm Ratio of revised unreachabl Revised design has abnorm Ratio of Fevised unreachabl Revised fesign has abnorm Ratio of Fevised unreachabl Rompare Results: Compare Result Compare Result Compare Result Toot module name Timary inputs Mapped Timary outputs	n: n: d cells: al ratio of unrea e gates: al ratio of unrea e gates: ining is consistent ering is consistent ering is consistent ering is consistent sints: are points: mpare points: mpare points: gate Golden picorv32 102 102 103 307	no no no chable gates: o% chable gates: o sent: yes PASS 2267 o o Revised picorv32	o%	
Ratio of golden unrea Multiple clocks in the desig Design ambiguity: Duplicate module definitio Black box due to undefinee Golden design has abnorm Ratio of golden unreachabl Revised design has abnorm Ratio of revised unreachabl All primary input bus order All primary output bus order All primary output bus order All primary output bus order Mumber of EQ compare po Number of NON-EQ compa Number of Aborted compa Number of Uncompared compa Compare Result Compare Result Compare Result cot module name rimary inputs Mapped rimary outputs Mapped	n: n: d cells: al ratio of unrea e gates: al ratio of unrea e gates: ining is consistent ering is consistent ering is consistent ering is consistent sints: are points: mpare points: mpare points: gate Golden picorv32 102 102 103 307	no no no chable gates: o% chable gates: o% crivates responded to the second of the se	o%	
Ratio of golden unrea Multiple clocks in the desig Design ambiguity: Duplicate module definitio Black box due to undefined Golden design has abnorm Ratio of golden unreachabl Revised design has abnorm Ratio of revised unreachabl Revised design has abnorm Ratio of revised unreachabl All primary input bus orde All primary output bus orde Compare Results: Number of EQ compare po Number of NON-EQ comp. Number of NON-EQ comp. Number of Uncompared compare Summand: report_statistics Tompare Result Compare Result Compare Result oot module name rimary inputs Mapped Equivalent 307	chable gates: n: d cells: d ratio of unreal e gates: al ratio of unreal e gates: ints: are points: re points: re points: Golden picorv32 102 102 103 307 307 307 3	no no no chable gates: o% chable gates: o% chable gates: o expected picorv32 102 22 307 o7	o%	
Multiple clocks in the designambiguity: Duplicate module definition Black box due to undefinee Golden design has abnorm Ratio of golden unreachabl Revised design has abnorm Ratio of revised unreachabl Revised design has abnorm Ratio of revised unreachabl All primary input bus order All primary output bus order All primary output bus order Compare Results: Number of EQ compare po Number of NON-EQ compandumber of Mon-EQ compandumber of Uncompared compandumber of Uncompared compandumber of Uncompared compandumber of Uncompared compandumber of Money Statistics (Compare Result coot module name rimary inputs Mapped Fundament of Mapped Equivalent 307 tate key points	chable gates: n: d cells: al ratio of unreal e gates: al ratio of unreal e gates: ining is consistent ering is consistent are points: are points: Golden picorv32 102 102 103 307 307 307 307 307 307	no no no chable gates: o% chable gates: o% E: yes nt: yes PASS 2267 o o o Revised picorv32	o%	
Ratio of golden unrea Multiple clocks in the designon ambiguity: Duplicate module definition Black box due to undefined Golden design has abnorm Ratio of golden unreachable Revised design has abnorm Ratio of revised unreachable Revised Hall primary output bus order All primary output bus order Results: Compare Results: Compare Result Revised Results Results Result Revised Results R	chable gates: n: d cells: al ratio of unreal e gates: al ratio of unreal e gates: ining is consistent ering is consistent are points: are points: Golden picorv32 102 102 103 307 307 307 307 307 307	no no no chable gates: o% chable gates: o% chable gates: o expected picorv32 102 22 307 o7	o%	


Παρατηρήσεις: Όπως είναι εμφανές τα Verifications κάνουν PASS και μετά τις συγκρίσεις ο κώδικας παραμένει ίδιος.


Άσκηση 8


To module που χρησιμοποιήθηκε είναι:


```
module example module pads(clk, resetn, trap, mem valid, mem instr, mem ready,
      mem addr, mem wdata, mem wstrb, mem rdata, mem la read,
     mem la write, mem la addr, mem la wdata, mem la wstrb, pcpi valid,
      pcpi_insn, pcpi_rs1, pcpi_rs2, pcpi_wr, pcpi_rd, pcpi_wait,
      pcpi_ready, irq, eoi, trace_valid, trace_data, VSS, VDD);
  input clk, resetn, mem_ready, pcpi_wr, pcpi_wait, pcpi_ready;
input [31:0] mem_rdata, pcpi_rd, irq;
  output trap, mem_valid, mem_instr, mem_la_read, mem_la_write,
        pcpi valid, trace valid;
  output [31:0] mem addr, mem wdata, mem la addr, mem la wdata,
PADVSS pad_vss(.VSS(VSS), .VDD(VDD), .VDDIOR(VDD), .VSSIOR(VSS));
PADVDD pad_vdd(.VSS(VSS), .VDD(VDD), .VDDIOR(VDD), .VSSIOR(VSS));
 padIORINGCORNER pad cornerO();
 padIORINGCORNER pad corner1();
 padIORINGCORNER pad corner2();
 padIORINGCORNER pad corner3();
picorv32 picorv32 design(clk, resetn, trap, mem valid, mem instr, mem ready,
     mem addr, mem wdata, mem wstrb, mem rdata, mem la read,
     mem_la_write, mem_la_addr, mem_la_wdata, mem_la_wstrb, pcpi_valid,
     pcpi_insn, pcpi_rs1, pcpi_rs2, pcpi_wr, pcpi_rd, pcpi_wait,
```


Τα σχήματα που προέκυψαν είναι:











ΑΣΚΗΣΗ 9

```
Checking DFT rules for clock pins
    ... Processed 250 registers
    ... Processed 500 registers
    ... Processed 1000 registers
    ... Processed 2000 registers
 Checking DFT rules for async. pins
    ... Processed 250 registers
    ... Processed 500 registers
    ... Processed 1000 registers
    ... Processed 2000 registers
 Checking DFT rules for shift registers.
Detected 0 DFT rule violation(s)
       Summary of check dft rules
       *********
       Number of usable scan cells: 48
Clock Rule Violations:
```

```
Clock Rule Violations:
          Internally driven clock net: 0
              Tied constant clock net: 0
                   Undriven clock net: 0
        Conflicting async & clock net: 0
                      Misc. clock net: 0
Async. set/reset Rule Violations:
        Internally driven async net: 0
              Tied active async net: 0
                 Undriven async net: 0
                    Misc. async net: 0
  Total number of DFT violations: 0
  Total number of Test Clock Domains: 1
  Number of user specified non-Scan registers:
      Number of registers that fail DFT rules:
      Number of registers that pass DFT rules: 2090
  Percentage of total registers that are scannable: 100%
```

```
Lint summary
Unconnected/logic driven clocks
                                                                       0
Sequential data pins driven by a clock signal
                                                                       0
 Sequential clock pins without clock waveform
                                                                       0
Sequential clock pins with multiple clock waveforms
                                                                       0
Generated clocks without clock waveform
Generated clocks with incompatible options
Generated clocks with multi-master clock
                                                                       0
                                                                       0
Paths constrained with different clocks
                                                                       0
Loop-breaking cells for combinational feedback
                                                                       0
Nets with multiple drivers
Timing exceptions with no effect
                                                                       0
Suspicious multi_cycle exceptions
                                                                       0
Pins/ports with conflicting case constants
                                                                       0
 Inputs without clocked external delays
                                                                       0
Outputs without clocked external delays
Inputs without external driver/transition
                                                                       0
                                                                       0
Outputs without external load
                                                                       0
 Exceptions with invalid timing start-/endpoints
                                                                       0
                                                     Total:
                                                                       0
```

```
Async. set/reset Rule Violations:

Internally driven async net: 0
Tied active async net: 0
Undriven async net: 0
Misc. async net: 0

fivanced DFT Rule Violations:

Tristate net contention violation: 0
Potential race condition violation: 0
X-source violation: 0

Warning: There are a total of 1 undriven pins which may act as x-source generators. For the list of pins, use the command 'check_design-undriven -report_scan_pins'.
```

```
Total number of DFT violations: 0

Total number of Test Clock Domains: 1

Number of user specified non-Scan registers: 0

Number of registers that fail DFT rules: 0

Number of registers that pass DFT rules: 1960

Percentage of total registers that are scannable: 100%
```

```
Undriven Port(s)/Pin(s)

No undriven combinational pin in 'picorv32'

No undriven sequential pin in 'picorv32'

No undriven hierarchical pin in 'picorv32'

The following port(s) in design 'picorv32' are undriven port:picorv32/scan_out

Total number of undriven port(s) in design 'picorv32' : 1
```

```
Async. set/reset Rule Violations:

Internally driven async net: 0
Tied active async net: 0
Undriven async net: 0
Misc. async net: 0

Advanced DFT Rule Violations:

Tristate net contention violation: 0
Potential race condition violation: 0
X-source violation: 0

Total number of DFT violations: 0

Total number of Test Clock Domains: 1
Number of user specified non-Scan registers: 0
Number of registers that fail DFT rules: 0
Number of registers that pass DFT rules: 1960
Percentage of total registers that are scannable: 100%
```


STAGES	AREA (μm^2)	GA TES	SLA CK (ns)	Inter nal P (W)	Switc hing P (W)	Leakag e P(W)	Total POWER (W)
INITIAL	82880. 167	260 80	693 9	4.387 24e-	1.255 10e-	1.3893 0e-06	1.69522e- 03
	107	80	9	04	03	06-00	03
MAPPIN	48975.	100	609	1.127	3.252	2.1478	4.38177e-
G	666	50	5	38e- 03	24e- 03	6e-06	03
OPTIMIS	48881.	991	601	1.131	3.232	2.1599	4.36641e-
ATION	258	0	5	79e-	46e-	9e-06	03
				03	03		

Παρατηρείται ότι με τον map και opt το area μειώνεται σημαντικά γεγονός που συμβάλλει θετικά στην επιτέλεση των λειτουργιών του κυκλώματος. Επιπλέον το slack μειώνεται (γινεται λίγο πιο αργό το κύκλωμα) ενώ το Power αυξάνεται σημαντικά.

VIOLATIONS

ΑΣΚΗΣΗ 1

Παρουσιάζονται στον BUF2




ΑΣΚΗΣΗ 2


Παρουσιάζονται στον BUF2




ΑΣΚΗΣΗ 3



ΑΣΚΗΣΗ 4



ΑΣΚΗΣΗ 5



ΑΣΚΗΣΗ 6

