

## CMOS $\pm 5$ V/+5 V 4 $\Omega$ Single SPDT Switches


## ADG619/ADG620

#### **FEATURES**

 $6~\Omega$  (Max) On Resistance 0.8  $\Omega$  (Max) On-Resistance Flatness 2.7 V to 5.5 V Single Supply  $\pm 2.7$  V to  $\pm 5.5$  V Dual Supply Rail-to-Rail Operation 8-Lead SOT-23 Package, 8-Lead Micro-SOIC Package Typical Power Consumption (<0.1  $\mu$ W) TTL/CMOS Compatible Inputs

# APPLICATIONS Automatic Test Equipment Power Routing Communication Systems Data Acquisition Systems Sample and Hold Systems Avionics Relay Replacement Battery-Powered Systems

#### FUNCTIONAL BLOCK DIAGRAM



#### GENERAL DESCRIPTION

The ADG619 and the ADG620 are monolithic, CMOS SPDT (single pole, double throw) switches. Each switch conducts equally well in both directions when on.

The ADG619/ADG620 offers low On-Resistance of 4  $\Omega$ , which is matched to within 0.7  $\Omega$  between channels. These switches also provide low power dissipation yet give high switching speeds. The ADG619 exhibits break-before-make switching action, thus preventing momentary shorting when switching channels. The ADG620 exhibits make-before-break action.

The ADG619/ADG620 are available in 8-lead SOT-23 packages and 8-lead Micro-SOIC packages.

Table I. Truth Table for the ADG619/ADG620

IN	Switch S1	Switch S2
0	ON OFF	OFF ON

#### PRODUCT HIGHLIGHTS

- 1. Low On Resistance ( $R_{ON}$ ) (4  $\Omega$  typ)
- 2. Dual  $\pm 2.7$  V to  $\pm 5.5$  V or Single 2.7 V to 5.5 V
- Low Power Dissipation. CMOS construction ensures low power dissipation.
- 4. Fast toN/toFF
- 5. Tiny 8-Lead SOT-23 Package and 8-Lead Micro-SOIC Package

## ADG619/ADG620-SPECIFICATIONS

 $\textbf{DUAL SUPPLY}^{1} \ \ (\textbf{V}_{DD} = +5 \ \textbf{V} \ \pm \ 10\%, \ \textbf{V}_{SS} = -5 \ \textbf{V} \ \pm \ 10\%, \ \textbf{GND} = 0 \ \textbf{V}. \ \textbf{All specifications} \ -40 ^{\circ} \textbf{C} \ \text{to} \ +85 ^{\circ} \textbf{C} \ \text{unless otherwise noted.})$ 

	B Version -40°C to				
Parameter	+25°C	+85°C	Unit	Test Conditions/Comments	
ANALOG SWITCH					
Analog Signal Range		$ m V_{SS}$ to $ m V_{DD}$	V	$V_{DD} = +4.5 \text{ V}, V_{SS} = -4.5 \text{ V}$	
On Resistance (R <sub>ON</sub> )	4	00 22	Ω typ	$V_S = \pm 4.5 \text{ V}, I_S = -10 \text{ mA},$	
( 617	6	8	Ω max	Test Circuit 1	
On Resistance Match Between					
Channels ( $\Delta R_{ON}$ )	0.7		Ω typ	$V_S = \pm 4.5 \text{ V}, I_S = -10 \text{ mA}$	
	1.1	1.35	$\Omega$ max	73 = 215 1, 23 10 222	
On-Resistance Flatness (R <sub>FLAT(ON)</sub> )	0.7	0.8	$\Omega$ typ	$V_S = \pm 3.3 \text{ V}, I_S = -10 \text{ mA}$	
On-Resistance Trainess (RFLAT(ON))	0.7	1.2	$\Omega$ max	vs - ±3.5 v, 1s10 mm	
		1.2	SZ IIIAX		
LEAKAGE CURRENTS				$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$	
Source OFF Leakage I <sub>S</sub> (OFF)	±0.01		nA typ	$V_S = \pm 4.5 \text{ V}, V_D = \mp 4.5 \text{ V},$	
	±0.25	±1	nA max	Test Circuit 2	
Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	±0.01		nA typ	$V_S = V_D = \pm 4.5 \text{ V}$ , Test Circuit 3	
3 2, 3 . ,	±0.25	±1	nA max		
NCITAL INDUTE					
DIGITAL INPUTS		2.4	X7 :		
Input High Voltage, V <sub>INH</sub>		2.4	V min		
Input Low Voltage, V <sub>INL</sub>		0.8	V max		
Input Current					
I <sub>INL</sub> or I <sub>INH</sub>	0.005		μA typ	$V_{IN} = V_{INL}$ or $V_{INH}$	
		$\pm 0.1$	μA max		
C <sub>IN</sub> , Digital Input Capacitance	2		pF typ		
DYNAMIC CHARACTERISTICS <sup>2</sup>					
ADG619					
ton	80		ns typ	$R_{L} = 300 \Omega, C_{L} = 35 pF$	
-0 <u>1</u> V	120	155	ns max	$V_S = 3.3 \text{ V}$ , Test Circuit 4	
$t_{\mathrm{OFF}}$	45	133	ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$	
COFF	75	90	ns max	$V_S = 3.3 \text{ V, Test Circuit 4}$	
Break-Before-Make Time Delay, t <sub>BBM</sub>	40	90	ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$	
Break-Before-Wake Time Delay, t <sub>BBM</sub>	40	10	ns min	$V_{S1} = V_{S2} = 3.3 \text{ V, Test Circuit 5}$	
ADG620		10	115 111111	$v_{S1} - v_{S2} - 3.5 v$ , Test Chedit 3	
	40		ns typ	$R_L = 300 \Omega, C_L = 35 pF$	
$t_{ON}$	65	85	· -	$V_S = 3.3 \text{ V, Test Circuit 4}$	
<b>+</b>		CO	ns max		
$t_{ m OFF}$	200	400	ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$	
Maka Dafama Darata Tilan Dala	330	400	ns max	$V_S = 3.3 \text{ V}$ , Test Circuit 4	
Make-Before-Break Time Delay, t <sub>MBB</sub>	160	10	ns typ	$R_L = 300 \Omega, C_L = 35 pF$	
		10	ns min	$V_S = 0 \text{ V}$ , Test Circuit 6	
Charge Injection	110		pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF},$	
				Test Circuit 7	
Off Isolation	-67		dB typ	$R_L = 50 \Omega, C_L = 5 pF, f = 1 MHz,$	
				Test Circuit 8	
Channel-to-Channel Crosstalk	-67		dB typ	$R_L = 50 \Omega, C_L = 5 pF, f = 1 MHz,$	
				Test Circuit 10	
Bandwidth −3 dB	190		MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , Test Circuit 9	
$C_{S}$ (OFF)	25		pF typ	f = 1 MHz	
$C_{D,}C_{S}(ON)$	95		pF typ	f = 1 MHz	
POWER REQUIREMENTS				$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$	
	0.001		11 A +xx	$V_{DD} = \pm 3.3 \text{ V}, V_{SS} = -3.3 \text{ V}$ Digital Inputs = 0 V or 5.5 V	
$I_{DD}$	0.001	1.0	μA typ	Digital inputs – 0 v or 5.5 v	
T	0.001	1.0	μA max	D: : 11 037 . 5.53	
$I_{SS}$	0.001		μA typ	Digital Inputs = 0 V or 5.5 V	
	1	1.0	μA max	İ	

NOTES

¹Temperature ranges are as follows: B Version, −40°C to +85°C.

<sup>&</sup>lt;sup>2</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

 $\begin{array}{l} \textbf{SINGLE SUPPLY}^{1} \quad \text{(V}_{DD} = +5 \text{ V} \pm 10\%, \text{V}_{SS} = 0 \text{ V}, \text{GND} = 0 \text{ V}. \text{ All specifications} -40^{\circ}\text{C to} +85^{\circ}\text{C unless otherwise noted.)} \end{array}$ 

	B Version -40°C to				
Parameter	+25°C	+85°C	Unit	Test Conditions/Comments	
ANALOG SWITCH					
Analog Signal Range		$0~\mathrm{V}$ to $\mathrm{V}_{\mathrm{DD}}$	V	$V_{DD} = 4.5 \text{ V}, V_{SS} = 0 \text{ V}$	
On Resistance (R <sub>ON</sub> )	7	* * * * DD	Ω typ	$V_S = 0 \text{ V to } 4.5 \text{ V}, I_S = -10 \text{ mA},$	
on resistance (NON)	ß10	12.5	$\Omega$ max	Test Circuit 1	
On Resistance Match Between	1310	12.5	111021	Test Should I	
Channels ( $\Delta R_{ON}$ )	0.8		Ω typ	$V_S = 0 \text{ V to } 4.5 \text{ V}, I_S = -10 \text{ mA}$	
Chamiels (ARON)	1	1.2	$\Omega$ max	V <sub>S</sub> = 0 V to 4.5 V, I <sub>S</sub> = 10 IIII	
On-Resistance Flatness (R <sub>FLAT(ON)</sub> )	0.5	0.5	$\Omega$ typ	$V_S = 1.5 \text{ V to } 3.3 \text{ V}, I_S = -10 \text{ mA}$	
On-Resistance Platness (RFLAT(ON))	0.5	0.8	$\Omega$ max	v <sub>S</sub> = 1.5 v to 5.5 v, 1 <sub>S</sub> = -10 mA	
		0.0	22 IIIax		
LEAKAGE CURRENTS				$V_{\rm DD} = 5.5 \text{ V}$	
Source OFF Leakage I <sub>S</sub> (OFF)	±0.01		nA typ	$V_S = 1 \text{ V}/4.5 \text{ V}, V_D = 4.5 \text{ V}/1 \text{ V},$	
- <del> </del>	±0.25	±1	nA max	Test Circuit 2	
Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	±0.01		nA typ	$V_S = V_D = 1 \text{ V}/4.5 \text{ V},$	
G - D 6 ( 7)	±0.25	±1	nA max	Test Circuit 3	
NOTAL DIDITO	-				
DIGITAL INPUTS		0.4			
Input High Voltage, V <sub>INH</sub>		2.4	V min		
Input Low Voltage, V <sub>INL</sub>		0.8	V max		
Input Current					
I <sub>INL</sub> or I <sub>INH</sub>	0.005		μA typ	$V_{IN} = V_{INL} \text{ or } V_{INH}$	
		$\pm 0.1$	μA max		
C <sub>IN</sub> , Digital Input Capacitance	2		pF typ		
DYNAMIC CHARACTERISTICS <sup>2</sup> ADG619					
t <sub>on</sub>	120		ns typ	$R_{L} = 300 \Omega, C_{L} = 35 pF$	
-ON	220	280	ns max	$V_S = 3.3 \text{ V}$ , Test Circuit 4	
$t_{\mathrm{OFF}}$	50	200	ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$	
OFF	75	110	ns max	$V_S = 3.3 \text{ V}$ , Test Circuit 4	
Break-Before-Make Time Delay, t <sub>BBM</sub>	70	110			
break-before-make Time Delay, t <sub>BBM</sub>	10	10	ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ ,	
ADG620		10	ns min	$V_{S1} = V_{S2} = 3.3 \text{ V}$ , Test Circuit 5	
	50			D = 200 O C = 25 "E	
$t_{ON}$	50	110	ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$	
	85	110	ns max	$V_S = 3.3 \text{ V}$ , Test Circuit 4	
$t_{ m OFF}$	210		ns typ	$R_{L} = 300 \Omega, C_{L} = 35 pF$	
	340	420	ns max	$V_S = 3.3 \text{ V}$ , Test Circuit 4	
Make-Before-Break Time Delay, t <sub>MBB</sub>	170		ns typ	$R_L = 300 \Omega, C_L = 35 pF$	
		10	ns min	$V_S = 3.3 \text{ V}$ , Test Circuit 6	
Charge Injection	6		pC typ	$V_S = 0 V, R_S = 0 \Omega, C_L = 1 nF,$	
				Test Circuit 7	
Off Isolation	-67		dB typ	$R_{L} = 50 \Omega, C_{L} = 5 pF, f = 1 MHz,$	
				Test Circuit 8	
Channel-to-Channel Crosstalk	-67		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , Test Circuit 10	
Bandwidth -3 dB	190		MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , Test Circuit 9	
C <sub>S</sub> (OFF)	25		pF typ	f = 1 MHz	
$C_D, C_S (ON)$	95		pF typ	f = 1 MHz	
	+		FJP		
POWER REQUIREMENTS	0.001			$V_{DD} = 5.5 \text{ V}$	
$I_{DD}$	0.001		μA typ	Digital Inputs = 0 V or 5.5 V	
		1.0	μA max		

#### NOTES

REV. 0 -3-

¹Temperature ranges are as follows: B Version, −40°C to +85°C.

<sup>&</sup>lt;sup>2</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

#### ADG619/ADG620

#### ABSOLUTE MAXIMUM RATINGS1


$(T_A = 25^{\circ}C \text{ unless otherwise noted})$
$V_{DD}$ to $V_{SS}$
$V_{DD}$ to GND $$ –0.3 V to +6.5 V
$V_{SS}$ to GND +0.3 V to -6.5 V
Analog Inputs <sup>2</sup> $V_{SS}$ –0.3 V to $V_{DD}$ +0.3 V
Digital Inputs <sup>2</sup> $-0.3 \text{ V}$ to $V_{DD}$ +0.3 V or
30 mA, Whichever Occurs First
Peak Current, S or D
(Pulsed at 1 ms, 10% Duty Cycle max)
Continuous Current, S or D 50 mA
Operating Temperature Range
Industrial (B Version)40°C to +85°C
Storage Temperature Range65°C to +150°C
Junction Temperature
Micro-SOIC Package
$\theta_{JA}$ Thermal Impedance
$\theta_{JC}$ Thermal Impedance
SOT-23 Package
$\theta_{JA}$ Thermal Impedance
$\theta_{JC}$ Thermal Impedance 91.99°C/W
Lead Temperature, Soldering (10 seconds) 300°C
IR Reflow, Peak Temperature
NOTES

<sup>1</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.


<sup>2</sup>Overvoltages at IN, S or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

#### **PIN CONFIGURATIONS**

8-Lead SOT-23 (RT-8)



8-Lead Micro-SOIC (RM-8)



#### **ORDERING GUIDE**

Model	Temperature Range	Branding Information*	Package Description	Package Option
ADG619BRM	-40°C to +85°C	SVB	Micro-SOIC (microSmall Outline IC)	RM-8
ADG619BRT	-40°C to +85°C	SVB	SOT-23 (Plastic Surface Mount)	RT-8
ADG620BRM	-40°C to +85°C	SWB	Micro-SOIC (microSmall Outline IC)	RM-8
ADG620BRT	-40°C to +85°C	SWB	SOT-23 (Plastic Surface Mount)	RT-8

<sup>\*</sup>Branding on SOT-23 and Micro-SOIC packages is limited to three characters due to space constraints.

#### CAUTION-

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG619/ADG620 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




-4- REV. 0


#### **TERMINOLOGY**

Mnemonic	Description
$\overline{\mathrm{V}_{\mathrm{DD}}}$	Most Positive Power Supply Potential
$V_{SS}$	Most Negative Power Supply in a Dual Supply Application. In single supply applications, this should be
	tied to ground at the device.
GND	Ground (0 V) Reference
$I_{ m DD}$	Positive Supply Current
$I_{SS}$	Negative Supply Current
S	Source Terminal. May be an input or output.
D	Drain Terminal. May be an input or output.
IN	Logic Control Input
$R_{ON}$	Ohmic Resistance Between D and S
$DR_{ON}$	On Resistance Match Between Any Two Channels, i.e., R <sub>ON</sub> Max – R <sub>ON</sub> Min.
R <sub>FLAT(ON)</sub>	Flatness is Defined as the Difference Between the Maximum and Minimum Value of On Resistance as
	Measured Over the Specified Analog Signal Range.
$I_S$ (OFF)	Source Leakage Current With the Switch "OFF"
$I_D, I_S (ON)$	Channel Leakage Current With the Switch "ON"
$V_{D}(V_{S})$	Analog Voltage on Terminals D, S
$V_{INL}$	Maximum Input Voltage for Logic "0"
$V_{INH}$	Minimum Input Voltage for Logic "1"
$I_{INL}(I_{INH})$	Input Current of the Digital Input
$C_S$ (OFF)	"OFF" Switch Source Capacitance
$C_D, C_S (ON)$	"ON" Switch Capacitance
$t_{ON}$	Delay Between Applying the Digital Control Input and the Output Switching On
$t_{OFF}$	Delay Between Applying the Digital Control Input and the Output Switching Off
$t_{ m MBB}$	"ON" Time, Measured Between the 80% Points of Both Switches, When Switching From One Address
	State to Another
$t_{BBM}$	"OFF" Time or "ON" Time Measured Between the 90% Points of Both Switches, When Switching from
	One Address State to Another
Charge Injection	A Measure of the Glitch Impulse Transfered From the Digital Input to the Analog Output During Switching
Crosstalk	A Measure of Unwanted Signal that is Coupled Through From One Channel to Another as a Result of
	Parasitic Capacitance
Off Isolation	A Measure of Unwanted Signal Coupling Through an "OFF" Switch
Bandwidth	The Frequency Response of the "ON" Switch
Insertion Loss	The Loss Due to the ON Resistance of the Switch


## **Typical Performance Characteristics**



TPC 1. On Resistance vs.  $V_D(V_S)$  – Dual Supply




TPC 2. On Resistance vs.  $V_D(V_S)$  – Single Supply




TPC 3. On Resistance vs.  $V_D$  ( $V_S$ ) for Different Temperatures – Dual Supply

REV. 0 -5-


## **ADG619/ADG620—Typical Performance Characteristics**




TPC 4. On Resistance vs.  $V_D$  ( $V_S$ ) for Different Temperatures – Single Supply




TPC 5. Leakage Currents vs. Temperature – Dual Supply




TPC 6. Leakage Currents vs. Temperature – Single Supply




TPC 7. Charge Injection vs. Source Voltage




TPC 8.  $t_{ON}/t_{OFF}$  Times vs. Temperature



TPC 9. Off Isolation vs. Frequency



TPC 10. Crosstalk vs. Frequency





TPC 11. On Response vs. Frequency


-6- REV. 0

## **ADG619/ADG620**

#### **TEST CIRCUITS**









Test Circuit 1. On Resistance


Test Circuit 2. Off Leakage


Test Circuit 3. On Leakage







Test Circuit 4. Switching Times






Test Circuit 5. Break-Before-Make Time Delay,  $t_{BBM}$  (ADG619 Only)






Test Circuit 6. Make-Before-Break Time Delay, t<sub>MBB</sub> (ADG620 Only)




Test Circuit 7. Charge Injection

REV. 0 -7-


### ADG619/ADG620



Test Circuit 8. Off Isolation



Test Circuit 10. Channel-to-Channel Crosstalk




INSERTION LOSS = 20 LOG  $\frac{V_{OUT} \text{ WITH SWITCH}}{V_S \text{ WITHOUT SWITCH}}$ 

Test Circuit 9. Bandwidth


#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

## 8-Lead Micro-SOIC Package (RM-8)



## 8-Lead Plastic Surface Mount Package (RT-8)



This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.