T0: AR <- PC

T1: IR <- M[AR], PC <- PC + 1

T2: D0,...,D7 <- Decode IR(12-14), AR <- IR(0-11), I <- IR(15)

AND: D0T4: DR <- M[AR]

D0T5 :  $AC \leftarrow AC \land DR$  ,  $SC \leftarrow 0$ 

ADD: D1T4: DR <- M[AR]

 $D1T5 : AC \leftarrow AC + DR$ ,  $E \leftarrow Cout$ ,  $SC \leftarrow 0$ 

LDA:  $D2T4:DR \leftarrow M[AR]$ 

D2T5: AC <- DR, SC <- 0

STA: D3T4: M[AR] <- AC, SC <- 0

BUN: D4T4: PC <- AR, SC <- 0

SUB: D5T4: DR < M[AR]

D5T5 : AC <- DR , DR <- AC

D5T6: AC <- DR - AC, SC <- 0

SZA:  $rB2(AC)': PC \leftarrow PC + 1$ 

INC: rB5: DR <- AC

D7I'T4B5: AC <- DR + 1, SC <- 0

LD AC: D0T5, D2T5, D1T5, D5T5, D5T6, T4I'D7B5

READ AC: D3T4, D5T5, rB5

LD AR: T0, T2

READ AR: D4T4

LD DR: D0T4, D1T4, D2T4, D5T4, D5T5, rB5

READ DR: D2T5, D5T5

LD PC: D4T4

INC PC: T1, RB2(AC)

READ PC: TO

LD IR: T1

READ IR: T2

MEMORY READ: D0T4, D1T4, D2T4, D5T4, T1

MEMORY WRITE: D3T4

BUS ENCODER: 8 TO 3:

X0: D0T4 + D1T4 + D2T4 + D5T4 + T1

X1: D4T4

X2:0

X3: D2T5

X4: D3T4 + D5T5 + RB5

X5:T0

X6:T2

X7:0

ALU ENCODER 8 TO 3:

X0: 0

X1: D1T5

X2: D5T6

X3: D2T5 + D5T5

X4: D0T5

X5: 0

X6: 0

X7: T4I'D7B5

SC: CLEAR: D0T5, D1T5, D2T5, D3T4, D4T4, D5T6, rB2, T4I'D7B5