```
`timescale 1 ns / 1 ns
module caspol
         (
           clk,
           reset,
           clk enable,
           ce out,
           Out1
          );
  input
         clk;
  input
        reset;
  input clk enable;
  output ce out;
  output signed [95:0] Out1; // sfix96 En60
  wire enb 1 147 0;
  wire enb 1 735 1;
  wire enb 1 105 0;
  wire enb 1 105 1;
  wire enb 1 840 1;
  wire enb 1 120 0;
  wire enb 1 120 1;
  wire enb 1 480 1;
  wire enb 1 160 0;
  wire enb 1 160 1;
  wire signed [31:0] Subsystem out1; // sfix32 En29
 wire signed [63:0] Subsystem1 out1; // sfix64 En44
  wire signed [95:0] Subsystem2 out1; // sfix96 En60
  caspol to u caspol to
                            (.clk(clk),
                             .reset(reset),
                             .clk enable(clk enable),
                             .enb 1 105 0(enb 1 105 0),
                             .enb 1 105 1(enb 1 105 1),
                             .enb 1 120 0(enb 1 120 0),
                             .enb_1_120_1(enb_1_120_1),
                              .enb_1_147_0(enb_1_147_0),
                             .enb 1 160 0(enb 1 160 0),
                             .enb 1 160 1(enb 1 160 1),
                             .enb_1_480_1(enb_1_480_1),
                             .enb_1_735_1(enb_1_735_1),
                             .enb 1 840 1(enb 1 840 1)
                             );
  Subsystem u Subsystem
                            (.clk(clk),
                             .reset(reset),
                             .enb 1 147 0(enb 1 147 0),
                             .enb_1_735_1(enb_1_735_1),
                              .enb 1 105 0(enb 1 105 0),
```

```
.enb 1 105 1(enb 1 105 1),
                               .Out1(Subsystem out1) // sfix32 En29
                               );
  Subsystem1
              u_Subsystem1
                                (.clk(clk),
                                 .reset(reset),
                                 .enb 1 105 0(enb 1 105 0),
                                 .enb 1 840 1(enb 1 840 1),
                                 .enb 1 120 0 (enb 1 120 0),
                                 .enb_1_120_1(enb_1_120_1),
                                 .In1(Subsystem_out1), // sfix32_En29
                                 .Out1(Subsystem1_out1) // sfix64_En44
  Subsystem2
              u Subsystem2
                                (.clk(clk),
                                 .reset(reset),
                                 .enb_1_120_0(enb_1_120_0),
                                 .enb_1_480_1 (enb_1_480_1),
                                 .enb 1 160 0 (enb 1 160 0),
                                 .enb 1 160 1 (enb 1 160 1),
                                 .In1(Subsystem1_out1), // sfix64_En44
.Out1(Subsystem2_out1) // sfix96_En60
                                 );
  assign Out1 = Subsystem2 out1;
 assign ce_out = enb_1_160_1;
endmodule // caspol
```