


```

        .enb_1_105_1(enb_1_105_1),
        .Out1(Subsystem_out1) // sfix32_En29
    );

Subsystem1    u_Subsystem1    (.clk(clk),
                                .reset(reset),
                                .enb_1_105_0(enb_1_105_0),
                                .enb_1_840_1(enb_1_840_1),
                                .enb_1_120_0(enb_1_120_0),
                                .enb_1_120_1(enb_1_120_1),
                                .In1(Subsystem_out1), // sfix32_En29
                                .Out1(Subsystem1_out1) // sfix64_En44
                                );

Subsystem2    u_Subsystem2    (.clk(clk),
                                .reset(reset),
                                .enb_1_120_0(enb_1_120_0),
                                .enb_1_480_1(enb_1_480_1),
                                .enb_1_160_0(enb_1_160_0),
                                .enb_1_160_1(enb_1_160_1),
                                .In1(Subsystem1_out1), // sfix64_En44
                                .Out1(Subsystem2_out1) // sfix96_En60
                                );

assign Out1 = Subsystem2_out1;

assign ce_out = enb_1_160_1;

endmodule // caspol

```