```
`timescale 1 ns / 1 ns
module pol78cse4
         (
          clk,
           reset,
           clk enable,
          ce out,
          Out1
          );
  input
         clk;
  input
        reset;
  input clk enable;
  output ce out;
  output signed [15:0] Out1; // sfix16 En14
  wire enb 1 7 0;
  wire enb 1 8 0;
  wire enb 1 56 1;
  wire enb 1 56 0;
  wire enb 7 56 1;
  wire enb 1 8 1;
  reg signed [15:0] Sine Wavel outl; // sfix16 En14
  wire signed [15:0] Downsample out1; // sfix16 En14
  wire signed [15:0] Subsystem5 out1; // sfix16 En14
  reg signed [15:0] Delay out1; // sfix16 En14
  wire signed [15:0] Downsample1 out1; // sfix16 En14
  wire signed [15:0] Subsystem9 out1; // sfix16 En14
 wire signed [15:0] Add1 out1; // sfix16 En14
  reg signed [15:0] Delay out1; // sfix16_En14
  wire signed [15:0] Downsample2_out1; // sfix16_En14
  wire signed [15:0] Subsystem2 out1; // sfix16 En14
  wire signed [15:0] Add2_out1; // sfix16_En14
  reg signed [15:0] Delay2 out1; // sfix16 En14
  wire signed [15:0] Downsample3 out1; // sfix16 En14
  wire signed [15:0] Subsystem1 out1; // sfix16 En14
  wire signed [15:0] Add3 out1; // sfix16 En14
  wire signed [15:0] Upsample6 out1; // sfix16 En14
  reg signed [15:0] Delay10 out1; // sfix16 En14
  wire signed [15:0] Subsystem6 out1; // sfix16 En14
  wire signed [15:0] Subsystem8 out1; // sfix16 En14
  wire signed [15:0] Add19 out1; // sfix16 En14
  wire signed [15:0] Subsystem10_out1; // sfix16_En14
  wire signed [15:0] Add4 out1; // sfix16 En14
  reg signed [15:0] Delay3 out1; // sfix16 En14
  wire signed [15:0] Downsample4 out1; // sfix16 En14
  wire signed [15:0] Subsystem12 out1; // sfix16 En14
  wire signed [15:0] Add7 out1; // sfix16 En14
  reg signed [15:0] Delay4 out1; // sfix16 En14
  wire signed [15:0] Downsample5 out1; // sfix16 En14
  wire signed [15:0] Subsystem7 out1; // sfix16 En14
```

```
wire signed [15:0] Addl1 out1; // sfix16 En14
wire signed [15:0] Upsample1 out1; // sfix16 En14
wire signed [15:0] Add28 out1; // sfix16 En14
reg signed [15:0] Delay11 out1; // sfix16 En14
wire signed [15:0] Subsystem15 out1; // sfix16 En14
wire signed [15:0] Subsystem18 out1; // sfix16 En14
wire signed [15:0] Add5 out1; // sfix16 En14
wire signed [15:0] Subsystem21 out1; // sfix16 En14
wire signed [15:0] Add8 out1; // sfix16 En14
wire signed [15:0] Subsystem23 out1; // sfix16 En14
wire signed [15:0] Add12 out1; // sfix16 En14
reg signed [15:0] Delay5 out1; // sfix16 En14
wire signed [15:0] Downsample6 out1; // sfix16 En14
wire signed [15:0] Subsystem25 out1; // sfix16 En14
wire signed [15:0] Add16 out1; // sfix16 En14
wire signed [15:0] Upsample2 out1; // sfix16 En14
wire signed [15:0] Add29 out1; // sfix16 En14
reg signed [15:0] Delay12 out1; // sfix16 En14
wire signed [15:0] Subsystem27 out1; // sfix16 En14
wire signed [15:0] Subsystem29 out1; // sfix16 En14
wire signed [15:0] Add9 out1; // sfix16 En14
wire signed [15:0] Subsystem31 out1; // sfix16 En14
wire signed [15:0] Add13 out1; // sfix16 En14
wire signed [15:0] Subsystem33 out1; // sfix16 En14
wire signed [15:0] Add17 out1; // sfix16_En14
reg signed [15:0] Delay6_out1; // sfix16 En14
wire signed [15:0] Downsample9 out1; // sfix16 En14
wire signed [15:0] Subsystem out1; // sfix16 En14
wire signed [15:0] Add6 out1; // sfix16 En14
wire signed [15:0] Upsample3 out1; // sfix16 En14
wire signed [15:0] Add30 out1; // sfix16 En14
reg signed [15:0] Delay13 out1; // sfix16 En14
wire signed [15:0] Subsystem35 out1; // sfix16 En14
wire signed [15:0] Subsystem34 out1; // sfix16 En14
wire signed [15:0] Add10 out1; // sfix16 En14
wire signed [15:0] Subsystem32 out1; // sfix16 En14
wire signed [15:0] Add14 out1; // sfix16 En14
wire signed [15:0] Subsystem30 out1; // sfix16 En14
wire signed [15:0] Add15 out1; // sfix16 En14
reg signed [15:0] Delay7 out1; // sfix16 En14
wire signed [15:0] Downsample8 out1; // sfix16 En14
wire signed [15:0] Subsystem28 out1; // sfix16 En14
wire signed [15:0] Add22 out1; // sfix16 En14
wire signed [15:0] Upsample4 out1; // sfix16 En14
wire signed [15:0] Add31_out\overline{1}; // sfix16 En1\overline{4}
reg signed [15:0] Delay14 out1; // sfix16 En14
wire signed [15:0] Subsystem26 out1; // sfix16 En14
wire signed [15:0] Subsystem24 out1; // sfix16 En14
wire signed [15:0] Add18_out1; // sfix16_En14
wire signed [15:0] Subsystem22 out1; // sfix16 En14
wire signed [15:0] Add20 out1; // sfix16 En14
wire signed [15:0] Subsystem19 out1; // sfix16 En14
wire signed [15:0] Add23 out1; // sfix16 En14
reg signed [15:0] Delay9 out1; // sfix16 En14
```

```
wire signed [15:0] Downsample7 out1; // sfix16 En14
wire signed [15:0] Subsystem16 out1; // sfix16 En14
wire signed [15:0] Add25 out1; // sfix16 En14
wire signed [15:0] Upsample5 out1; // sfix16 En14
wire signed [15:0] Add32 out1; // sfix16 En14
reg signed [15:0] Delay15 out1; // sfix16 En14
wire signed [15:0] Subsystem14 out1; // sfix16 En14
wire signed [15:0] Subsystem13 out1; // sfix16 En14
wire signed [15:0] Add21 out1; // sfix16 En14
wire signed [15:0] Subsystem11_out1; // sfix16_En14
wire signed [15:0] Add24 out1; // sfix16 En14
wire signed [15:0] Subsystem4 out1; // sfix16 En14
wire signed [15:0] Add26 out1; // sfix16 En14
reg signed [15:0] Delay8 out1; // sfix16 En14
wire signed [15:0] Downsample10 out1; // sfix16 En14
wire signed [15:0] Subsystem3 out1; // sfix16 En14
wire signed [15:0] Add27 out1; // sfix16 En14
wire signed [15:0] Upsample7_out1; // sfix16_En14
wire signed [15:0] Add33 out1; // sfix16 En14
reg [6:0] address cnt; // ufix7
wire signed [15:0] tmpout; // sfix16_En14
reg signed [15:0] regout; // sfix16_En14
wire signed [15:0] tmpout 1; // sfix16 En14
reg signed [15:0] regout 1; // sfix16 En14
wire signed [31:0] Add1 out1 tmp; // sfix32 En14
wire signed [31:0] add cast; // sfix32 En14
wire signed [31:0] add cast 1; // sfix32 En14
wire signed [32:0] add_temp; // sfix33_En14
wire signed [15:0] tmpout 2; // sfix16 En14
reg signed [15:0] regout 2; // sfix16 En14
wire signed [31:0] Add2 out1 tmp; // sfix32 En14
wire signed [31:0] add cast 2; // sfix32 En14
wire signed [31:0] add cast 3; // sfix32 En14
wire signed [32:0] add temp 1; // sfix33 En14
wire signed [15:0] tmpout 3; // sfix16 En14
reg signed [15:0] regout \overline{3}; // sfix16 \overline{E}n14
wire signed [31:0] Add3 out1 tmp; // sfix32 En14
wire signed [31:0] add cast 4; // sfix32 En14
wire signed [31:0] add cast 5; // sfix32 En14
wire signed [32:0] add temp 2; // sfix33 En14
// Up sample by 7 Constant Declaration
wire signed [15:0] zero; // sfix16 En14
// Up sample by 7 Signal Declaration
wire signed [15:0] muxout; // sfix16 En14
reg signed [15:0] regout 4; // sfix16 En14
wire signed [31:0] Add19 out1 tmp; // sfix32 En14
wire signed [31:0] add cast 6; // sfix32 En14
wire signed [31:0] add cast 7; // sfix32 En14
wire signed [32:0] add_temp_3; // sfix33_En14
wire signed [31:0] Add4 out1 tmp; // sfix32 En14
wire signed [31:0] add cast 8; // sfix32 En14
wire signed [31:0] add cast 9; // sfix32 En14
wire signed [32:0] add_temp_4; // sfix33_En14
wire signed [15:0] tmpout 4; // sfix16 En14
```

```
req signed [15:0] regout 5; // sfix16 En14
wire signed [31:0] Add7 out1 tmp; // sfix32 En14
wire signed [31:0] add cast 10; // sfix32 En14
wire signed [31:0] add cast 11; // sfix32 En14
wire signed [32:0] add_temp_5; // sfix33_En14
wire signed [15:0] tmpout 5; // sfix16 En14
reg signed [15:0] regout_6; // sfix16 \overline{E}n14
wire signed [31:0] Add11 out1 tmp; // sfix32 En14
wire signed [31:0] add cast 1\overline{2}; // sfix32 En\overline{14}
wire signed [31:0] add_cast_13; // sfix32 En14
wire signed [32:0] add temp 6; // sfix33 En14
// Up sample by 7 Constant Declaration
wire signed [15:0] zero 1; // sfix16 En14
// Up sample by 7 Signal Declaration
wire signed [15:0] muxout 1; // sfix16 En14
reg signed [15:0] regout 7; // sfix16 En14
wire signed [31:0] Add28 out1 tmp; // sfix32 En14
wire signed [31:0] add_cast_14; // sfix32_En14
wire signed [31:0] add cast 15; // sfix32 En14
wire signed [32:0] add temp 7; // sfix33 En14
wire signed [31:0] Add\overline{5} out\overline{1} tmp; // sfix32 En14
wire signed [31:0] add cast 16; // sfix32 En14
wire signed [31:0] add cast 17; // sfix32 En14
wire signed [32:0] add temp 8; // sfix33 En14
wire signed [31:0] Add\overline{8} out\overline{1} tmp; // sfix32 En14
wire signed [31:0] add cast 18; // sfix32 En14
wire signed [31:0] add cast 19; // sfix32 En14
wire signed [32:0] add temp 9; // sfix33 En14
wire signed [31:0] Add12 out1 tmp; // sfix32 En14
wire signed [31:0] add cast 20; // sfix32 En14
wire signed [31:0] add cast 21; // sfix32 En14
wire signed [32:0] add temp 10; // sfix33 En14
wire signed [15:0] tmpout 6; // sfix16 En14
reg signed [15:0] regout 8; // sfix16 En14
wire signed [31:0] Add16 out1 tmp; // sfix32 En14
wire signed [31:0] add cast 2\overline{2}; // sfix32 En\overline{14}
wire signed [31:0] add cast 23; // sfix32 En14
wire signed [32:0] add temp 11; // sfix33 En14
// Up sample by 7 Constant Declaration
wire signed [15:0] zero 2; // sfix16 En14
// Up sample by 7 Signal Declaration
wire signed [15:0] muxout 2; // sfix16 En14
reg signed [15:0] regout 9; // sfix16 En14
wire signed [31:0] Add29 out1 tmp; // sfix32 En14
wire signed [31:0] add cast 2\overline{4}; // sfix32 En\overline{14}
wire signed [31:0] add cast 25; // sfix32 En14
wire signed [32:0] add temp 12; // sfix33 En14
wire signed [31:0] Add9 out1 tmp; // sfix32 En14
wire signed [31:0] add cast \overline{26}; // sfix32 En14
wire signed [31:0] add cast 27; // sfix32 En14
wire signed [32:0] add temp 13; // sfix33 En14
wire signed [31:0] Add13 out1 tmp; // sfix32 En14
wire signed [31:0] add_cast 2\overline{8}; // sfix32 En\overline{14}
wire signed [31:0] add cast 29; // sfix32 En14
```

```
wire signed [32:0] add temp 14; // sfix33 En14
wire signed [31:0] Add17 out1 tmp; // sfix32 En14
wire signed [31:0] add cast 30; // sfix32 En14
wire signed [31:0] add cast 31; // sfix32 En14
wire signed [32:0] add temp 15; // sfix33 En14
wire signed [15:0] tmpout 7; // sfix16 En14
reg signed [15:0] regout_10; // sfix16 En14
wire signed [31:0] Add6 out1 tmp; // sfix32 En14
wire signed [31:0] add cast 32; // sfix32 En14
wire signed [31:0] add_cast_33; // sfix32 En14
wire signed [32:0] add temp 16; // sfix33 En14
// Up sample by 7 Constant Declaration
wire signed [15:0] zero 3; // sfix16 En14
// Up sample by 7 Signal Declaration
wire signed [15:0] muxout 3; // sfix16 En14
reg signed [15:0] regout 11; // sfix16 En14
wire signed [31:0] Add30 out1 tmp; // sfix32 En14
wire signed [31:0] add_cast_34; // sfix32_En14
wire signed [31:0] add cast 35; // sfix32 En14
wire signed [32:0] add temp 17; // sfix33 En14
wire signed [31:0] Add10 out1 tmp; // sfix32 En14
wire signed [31:0] add_cast_3\overline{6}; // sfix32 En\overline{14}
wire signed [31:0] add cast 37; // sfix32 En14
wire signed [32:0] add temp 18; // sfix33 En14
wire signed [31:0] Add14_out1_tmp; // sfix32_En14
wire signed [31:0] add cast 38; // sfix32 En14
wire signed [31:0] add cast 39; // sfix32 En14
wire signed [32:0] add temp 19; // sfix33 En14
wire signed [31:0] Add15 out1 tmp; // sfix32 En14
wire signed [31:0] add cast 40; // sfix32 En14
wire signed [31:0] add cast 41; // sfix32 En14
wire signed [32:0] add temp 20; // sfix33 En14
wire signed [15:0] tmpout_8; // sfix16 En14
reg signed [15:0] regout 12; // sfix16 En14
wire signed [31:0] Add22 out1 tmp; // sfix32 En14
wire signed [31:0] add cast 4\overline{2}; // sfix32 En\overline{14}
wire signed [31:0] add cast 43; // sfix32 En14
wire signed [32:0] add temp 21; // sfix33 En14
// Up sample by 7 Constant Declaration
wire signed [15:0] zero 4; // sfix16 En14
// Up sample by 7 Signal Declaration
wire signed [15:0] muxout 4; // sfix16 En14
reg signed [15:0] regout 13; // sfix16 En14
wire signed [31:0] Add31 out1 tmp; // sfix32 En14
wire signed [31:0] add cast 4\overline{4}; // sfix32 En\overline{14}
wire signed [31:0] add cast 45; // sfix32 En14
wire signed [32:0] add temp 22; // sfix33 En14
wire signed [31:0] Add18 out1 tmp; // sfix32 En14
wire signed [31:0] add_cast_4\overline{6}; // sfix32 En\overline{14}
wire signed [31:0] add cast 47; // sfix32 En14
wire signed [32:0] add temp 23; // sfix33 En14
wire signed [31:0] Add20 out1 tmp; // sfix32 En14
wire signed [31:0] add_cast 4\overline{8}; // sfix32 En\overline{14}
wire signed [31:0] add cast 49; // sfix32 En14
```

```
wire signed [32:0] add temp 24; // sfix33 En14
wire signed [31:0] Add23 out1 tmp; // sfix32 En14
wire signed [31:0] add cast 50; // sfix32 En14
wire signed [31:0] add cast 51; // sfix32 En14
wire signed [32:0] add_temp_25; // sfix33 En14
wire signed [15:0] tmpout 9; // sfix16 En14
reg signed [15:0] regout_14; // sfix16 En14
wire signed [31:0] Add25 out1 tmp; // sfix32 En14
wire signed [31:0] add cast 5\overline{2}; // sfix32 En\overline{14}
wire signed [31:0] add_cast_53; // sfix32 En14
wire signed [32:0] add temp 26; // sfix33 En14
// Up sample by 7 Constant Declaration
wire signed [15:0] zero 5; // sfix16 En14
// Up sample by 7 Signal Declaration
wire signed [15:0] muxout 5; // sfix16 En14
reg signed [15:0] regout 15; // sfix16 En14
wire signed [31:0] Add32 out1 tmp; // sfix32 En14
wire signed [31:0] add_cast_54; // sfix32_En14
wire signed [31:0] add cast 55; // sfix32 En14
wire signed [32:0] add temp 27; // sfix33 En14
wire signed [31:0] Add21_out1_tmp; // sfix32_En14
wire signed [31:0] add_cast_5\overline{6}; // sfix32 En\overline{14}
wire signed [31:0] add cast 57; // sfix32 En14
wire signed [32:0] add temp 28; // sfix33 En14
wire signed [31:0] Add24_out1_tmp; // sfix32_En14
wire signed [31:0] add cast 58; // sfix32 En14
wire signed [31:0] add cast 59; // sfix32 En14
wire signed [32:0] add temp 29; // sfix33 En14
wire signed [31:0] Add26 out1 tmp; // sfix32 En14
wire signed [31:0] add cast 60; // sfix32 En14
wire signed [31:0] add cast 61; // sfix32 En14
wire signed [32:0] add temp 30; // sfix33 En14
wire signed [15:0] tmpout_1\overline{0}; // sfix16_En14
reg signed [15:0] regout 16; // sfix16 En14
wire signed [31:0] Add27 out1 tmp; // sfix32 En14
wire signed [31:0] add cast 6\overline{2}; // sfix32 En\overline{14}
wire signed [31:0] add cast 63; // sfix32 En14
wire signed [32:0] add temp 31; // sfix33 En14
// Up sample by 7 Constant Declaration
wire signed [15:0] zero 6; // sfix16 En14
// Up sample by 7 Signal Declaration
wire signed [15:0] muxout 6; // sfix16 En14
reg signed [15:0] regout 17; // sfix16 En14
wire signed [31:0] Add33 out1 tmp; // sfix32 En14
wire signed [31:0] add_cast 6\overline{4}; // sfix32 En\overline{14}
wire signed [31:0] add cast 65; // sfix32 En14
wire signed [32:0] add temp 32; // sfix33 En14
Timing Controller u Timing_Controller
                                            (.clk(clk),
                                            .reset(reset),
                                             .clk enable(clk enable),
                                             .enb 1 7 0 1(enb 1 7 0),
                                             .enb_1_8_0_1(enb_1_8_0),
                                             .enb 1 8 1 1(enb 1 8 1),
```

```
.enb 1 56 1 1(enb 1 56 1),
                                              .enb 7 56 1 1 (enb 7 56 1)
                                              );
  assign ce out = enb 1 8 1;
// ADDRESS COUNTER
  always @ (posedge clk or posedge reset)
    begin: Sine Wavel addrcnt temp process6
      if (reset == 1'b1) begin
        address cnt <= 7'b0000000;
      end
      else begin
        if (enb 1 7 0 == 1'b1) begin
          if (address cnt == 7'b1100011) begin
            address cnt <= 7'b0000000;
          end
          else begin
            address cnt <= address cnt + 1;
        end
      end
    end // Sine Wavel addrcnt temp process6
// FULL WAVE LOOKUP TABLE
  always @ (address cnt)
 begin
    case(address cnt)
      7'b0000000 : Sine Wavel out1 = 16'b000000000000000;
      7'b0000001 : Sine Wavel out1 = 16'b0000010000000101;
      7'b0000010 : Sine Wavel out1 = 16'b0000100000000101;
      7'b0000011 : Sine Wavel out1 = 16'b00001011111111110;
      7'b0000100 : Sine Wave1 out1 = 16'b00001111111101011;
      7'b0000101 : Sine Wavel out1 = 16'b0001001111000111;
      7'b0000110 : Sine Wave1 out1 = 16'b0001011110001111;
      7'b0000111 : Sine Wavel out1 = 16'b0001101101000000;
      7'b0001000 : Sine Wavel out1 = 16'b0001111011010101;
      7'b0001001 : Sine Wavel out1 = 16'b0010001001001011;
      7'b0001010 : Sine Wavel out1 = 16'b0010010110011110;
      7'b0001011 : Sine Wavel out1 = 16'b0010100011001100;
      7'b0001100 : Sine Wavel out1 = 16'b0010101111010000;
      7'b0001101 : Sine_Wave1_out1 = 16'b0010111010100111;
      7'b0001110 : Sine Wave1 out1 = 16'b0011000101010000;
      7'b0001111 : Sine Wavel out1 = 16'b0011001111000111;
      7'b0010000 : Sine Wave1 out1 = 16'b0011011000001001;
      7'b0010001 : Sine Wavel out1 = 16'b0011100000010101;
      7'b0010010 : Sine Wave1 out1 = 16'b0011100111101001;
      7'b0010011 : Sine Wavel out1 = 16'b0011101110000001;
      7'b0010100 : Sine_Wave1_out1 = 16'b0011110011011110;
      7'b0010101 : Sine Wavel out1 = 16'b00111101111111101;
      7'b0010110 : Sine Wavel out1 = 16'b00111110110111110;
      7'b0010111 : Sine Wavel out1 = 16'b0011111101111111;
      7'b0011000 : Sine Wavel out1 = 16'b00111111111100000;
      7'b0011001 : Sine Wavel out1 = 16'b010000000000000;
```

.enb 1 56 0 1(enb 1 56 0),

```
7'b0011010 : Sine Wavel out1 = 16'b00111111111100000;
7'b0011011 : Sine Wavel out1 = 16'b0011111101111111;
7'b0011100 : Sine_Wave1 out1 = 16'b0011111011011110;
7'b0011101 : Sine Wavel out1 = 16'b00111101111111101;
7'b0011110 : Sine Wavel out1 = 16'b0011110011011110;
7'b0011111 : Sine Wavel out1 = 16'b0011101110000001;
7'b0100000 : Sine Wavel out1 = 16'b0011100111101001;
7'b0100001 : Sine Wavel out1 = 16'b0011100000010101;
7'b0100010 : Sine Wavel out1 = 16'b0011011000001001;
7'b0100011 : Sine_Wave1_out1 = 16'b0011001111000111;
7'b0100100 : Sine Wavel out1 = 16'b0011000101010000;
7'b0100101 : Sine Wavel out1 = 16'b0010111010100111;
7'b0100110 : Sine Wavel out1 = 16'b0010101111010000;
7'b0100111 : Sine Wavel out1 = 16'b0010100011001100;
7'b0101000 : Sine Wavel out1 = 16'b0010010110011110;
7'b0101001 : Sine Wavel out1 = 16'b0010001001001011;
7'b0101010 : Sine Wavel out1 = 16'b0001111011010101;
7'b0101011 : Sine Wave1_out1 = 16'b0001101101000000;
7'b0101100 : Sine Wavel out1 = 16'b0001011110001111;
7'b0101101 : Sine Wavel out1 = 16'b0001001111000111;
7'b0101110 : Sine Wavel out1 = 16'b00001111111101011;
7'b0101111 : Sine Wavel out1 = 16'b00001011111111110;
7'b0110000 : Sine Wavel out1 = 16'b0000100000000101;
7'b0110001 : Sine Wavel out1 = 16'b0000010000000101;
7'b0110010 : Sine Wavel out1 = 16'b0000000000000000;
7'b0110011 : Sine Wavel out1 = 16'b11111011111111011;
7'b0110100 : Sine Wave1 out1 = 16'b11110111111111111;
7'b0110101 : Sine Wavel out1 = 16'b1111010000000010;
7'b0110110 : Sine Wavel out1 = 16'b1111000000010101;
7'b0110111 : Sine Wavel out1 = 16'b1110110000111001;
7'b0111000 : Sine Wavel out1 = 16'b1110100001110001;
7'b0111001 : Sine Wavel out1 = 16'b1110010011000000;
7'b0111010 : Sine Wavel out1 = 16'b1110000100101011;
7'b0111011 : Sine Wavel out1 = 16'b1101110110110101;
7'b0111100 : Sine Wave1 out1 = 16'b1101101001100010;
7'b0111101 : Sine Wavel out1 = 16'b1101011100110100;
7'b0111110 : Sine Wavel out1 = 16'b1101010000110000;
7'b0111111 : Sine Wavel out1 = 16'b1101000101011001;
7'b1000000 : Sine Wave1 out1 = 16'b1100111010110000;
7'b1000001 : Sine Wavel out1 = 16'b1100110000111001;
7'b1000010 : Sine Wavel out1 = 16'b1100100111110111;
7'b1000011 : Sine_Wave1_out1 = 16'b11000111111101011;
7'b1000100 : Sine Wavel out1 = 16'b1100011000010111;
7'b1000101 : Sine Wavel out1 = 16'b1100010001111111;
7'b1000110 : Sine Wavel out1 = 16'b1100001100100010;
7'b1000111 : Sine Wavel out1 = 16'b1100001000000011;
7'b1001000 : Sine Wave1 out1 = 16'b1100000100100100;
7'b1001001 : Sine Wavel out1 = 16'b1100000010000001;
7'b1001010 : Sine Wavel out1 = 16'b1100000000100000;
7'b1001011 : Sine_Wavel out1 = 16'b110000000000000;
7'b1001100 : Sine Wave1 out1 = 16'b1100000000100000;
7'b1001101 : Sine Wavel out1 = 16'b1100000010000001;
7'b1001110 : Sine_Wave1_out1 = 16'b1100000100100100;
7'b1001111 : Sine Wavel out1 = 16'b1100001000000011;
```

```
7'b1010000 : Sine Wavel out1 = 16'b1100001100100010;
     7'b1010001 : Sine Wavel out1 = 16'b11000100011111111;
     7'b1010010 : Sine Wavel out1 = 16'b1100011000010111;
     7'b1010011 : Sine Wave1 out1 = 16'b11000111111101011;
     7'b1010100 : Sine Wavel out1 = 16'b1100100111110111;
      7'b1010101 : Sine Wavel out1 = 16'b1100110000111001;
     7'b1010110 : Sine Wavel out1 = 16'b1100111010110000;
     7'b1010111 : Sine Wave1 out1 = 16'b1101000101011001;
     7'b1011000 : Sine Wavel out1 = 16'b1101010000110000;
      7'b1011001 : Sine_Wave1_out1 = 16'b1101011100110100;
     7'b1011010 : Sine Wavel out1 = 16'b1101101001100010;
     7'b1011011 : Sine Wavel out1 = 16'b1101110110110101;
     7'b1011100 : Sine Wavel out1 = 16'b1110000100101011;
     7'b1011101 : Sine Wavel out1 = 16'b1110010011000000;
     7'b1011110 : Sine Wavel out1 = 16'b1110100001110001;
     7'b1011111 : Sine Wavel out1 = 16'b1110110000111001;
     7'b1100000 : Sine Wavel out1 = 16'b1111000000010101;
     7'b1100001 : Sine_Wave1_out1 = 16'b1111010000000010;
     7'b1100010 : Sine Wavel out1 = 16'b11110111111111111;
     7'b1100011 : Sine Wavel out1 = 16'b11111011111111111;
     default : Sine Wave1 out1 = 16'b11111011111111111;
    endcase
 end
// %%%% Bypass Register %%%%
  always @ (posedge clk or posedge reset)
   begin: DataHoldRegister temp process7
      if (reset == 1'b1) begin
        regout <= 0;
     end
     else begin
        if (enb 1 56 1 == 1'b1) begin
          regout <= Sine Wave1 out1;
        end
    end // DataHoldRegister temp process7
 assign tmpout = (enb 1 56 1 == 1'b1) ? Sine Wave1 out1:
            regout;
  assign Downsample out1 = tmpout;
 Subsystem5
             u Subsystem5
                              (.In1(Downsample out1), // sfix16 En14
                               .Out1(Subsystem5 out1) // sfix16 En14
                               );
  always @ (posedge clk or posedge reset)
   begin: Delay process
     if (reset == 1'b1) begin
        Delay out1 <= 0;</pre>
     end
     else begin
        if (enb 1 7 0 == 1'b1) begin
          Delay out1 <= Sine Wave1 out1;</pre>
```

```
end
      end
   end // Delay_process
// %%%% Bypass Register %%%%
 always @ (posedge clk or posedge reset)
   begin: DataHoldRegister temp process8
      if (reset == 1'b1) begin
        regout 1 <= 0;
      end
      else begin
        if (enb 1 56 1 == 1'b1) begin
         regout 1 \leftarrow Delay out1;
        end
      end
   end // DataHoldRegister temp process8
  assign tmpout_1 = (enb_1_56_1 == 1'b1) ? Delay_out1 :
              regout 1;
  assign Downsample1 out1 = tmpout 1;
  Subsystem9
                               (.In1(Downsample1 out1), // sfix16 En14
               u Subsystem9
                                .Out1(Subsystem9 out1) // sfix16 En14
                                );
  assign add cast = $signed({{16{Subsystem5 out1[15]}}},
Subsystem5 out1});
 assign add cast 1 = $signed({{16{Subsystem9 out1[15]}}},
Subsystem9 out1});
 assign add temp = add cast + add cast 1;
 assign Add1 out1 tmp = add temp[31:0];
 assign Add1 out1 = Add1 out1 tmp[15:0];
 always @ (posedge clk or posedge reset)
   begin: Delay1 process
      if (reset == 1'b1) begin
       Delay1 out1 <= 0;</pre>
      end
      else begin
        if (enb_1_7_0 == 1'b1) begin
          Delay1 out1 <= Delay out1;</pre>
        end
      end
   end // Delay1 process
// %%%% Bypass Register %%%%
  always @ (posedge clk or posedge reset)
   begin: DataHoldRegister temp process9
      if (reset == 1'b1) begin
        regout 2 <= 0;
      end
      else begin
```

```
if (enb 1 56 1 == 1'b1) begin
          regout 2 <= Delay1 out1;
        end
      end
    end // DataHoldRegister_temp_process9
  assign tmpout 2 = (enb 1 56 1 == 1'b1)? Delay1 out1:
              regout 2;
  assign Downsample2 out1 = tmpout 2;
                               (.In1(Downsample2 out1), // sfix16 En14
  Subsystem2
               u Subsystem2
                                .Out1(Subsystem2 out1) // sfix16 En14
  assign add cast 2 = \frac{\{\{\{\{\{16\}\}\}\}\}, Add1 \text{ out}\}\}\}}{\{\}\}}
  assign add cast 3 = $signed({{16{Subsystem2 out1[15]}}},
Subsystem2 out1});
  assign add_temp_1 = add_cast_2 + add_cast_3;
  assign Add2 out1 tmp = add temp 1[31:0];
  assign Add2 out1 = Add2 out1 tmp[15:0];
  always @ (posedge clk or posedge reset)
    begin: Delay2 process
      if (reset == 1'b1) begin
        Delay2 out1 <= 0;</pre>
      end
      else begin
        if (enb 1 7 0 == 1'b1) begin
          Delay2 out1 <= Delay1 out1;</pre>
        end
      end
    end // Delay2_process
// %%%% Bypass Register %%%%
  always @ (posedge clk or posedge reset)
    begin: DataHoldRegister temp process10
      if (reset == 1'b1) begin
        regout 3 <= 0;
      end
      else begin
        if (enb 1 56 1 == 1'b1) begin
          regout \overline{3} \le Delay2 out1;
        end
      end
    end // DataHoldRegister temp process10
  assign tmpout_3 = (enb_1_56_1 == 1'b1) ? Delay2 out1 :
              regout 3;
  assign Downsample3 out1 = tmpout 3;
  Subsystem1 u Subsystem1
                              (.In1(Downsample3 out1), // sfix16 En14
                                .Out1(Subsystem1_out1) // sfix16_En14
```

```
);
```

```
assign add cast 4 = \frac{1}{4} assign add cast 4 = \frac{1}{4} and 4 = \frac{1}{4} assign add cast 4 = \frac{1}{4} as 4 = \frac{1}{4} a
     assign add cast 5 = $signed({{16{Subsystem1 out1[15]}}},
Subsystem1 out1});
     assign add temp 2 = add cast 4 + add cast 5;
     assign Add3 out1 tmp = add temp 2[31:0];
     assign Add3 out1 = Add3 out1 tmp[15:0];
// %%%% Up sample by 7, Sample offset 0 %%%%
     assign zero = 16'b0000000000000000;
     assign muxout = (enb 1 56 1 == 1'b1) ? Add3 out1 :
                                  zero;
// %%% Bypass Register %%%%
      always @ (posedge clk or posedge reset)
           begin: DataHoldRegister_temp_process11
                 if (reset == 1'b1) begin
                      regout 4 <= 0;
                 end
                 else begin
                      if (enb 7 56 1 == 1'b1) begin
                            regout 4 <= muxout;</pre>
                      end
           end // DataHoldRegister temp process11
      assign Upsample6 out1 = (enb 7 56 1 == 1'b1) ? muxout :
                                                         regout 4;
     always @ (posedge clk or posedge reset)
           begin: Delay10 process
                 if (reset == 1'b1) begin
                      Delay10 out1 <= 0;</pre>
                 end
                 else begin
                      if (enb 1 8 0 == 1'b1) begin
                            Delay10 out1 <= Upsample6 out1;</pre>
                      end
                 end
           end // Delay10 process
                                         u Subsystem6
      Subsystem6
                                                                                       (.In1(Downsample1 out1), // sfix16 En14
                                                                                         .Out1(Subsystem6 out1) // sfix16 En14
                                                                                         );
      Subsystem8
                                          u Subsystem8
                                                                                       (.In1(Downsample2_out1), // sfix16_En14
                                                                                          .Out1(Subsystem8_out1) // sfix16 En14
                                                                                         );
     assign add cast 6 = $signed({{16{Subsystem6 out1[15]}}},
Subsystem6 out1});
```

```
assign add cast 7 = \frac{16{Subsystem8 out1[15]}}{,}
Subsystem8 out1});
  assign add temp 3 = add cast 6 + add cast 7;
  assign Add19 out1 tmp = add temp 3[31:0];
  assign Add19 out1 = Add19 out1 tmp[15:0];
  Subsystem10
               u Subsystem10
                                   (.In1(Downsample3 out1), // sfix16 En14
                                    .Out1(Subsystem10 out1) // sfix16 En14
  assign add cast 8 = \frac{\{\{\{16\{Add19 \text{ out1}[15]\}\}\}, Add19 \text{ out1}\}\}\}}{\{16\{Add19 \text{ out1}[15]\}\}\}}
  assign add cast 9 = \frac{\{\{\{\{\{\{\{\{\{\}\}\}\}\}\}\}\}\}}{\{\}\}\}}
Subsystem10 out1));
  assign add temp 4 = add cast 8 + add cast 9;
  assign Add4 out1 tmp = add temp 4[31:0];
  assign Add4_out1 = Add4 out1 tmp[15:0];
  always @ (posedge clk or posedge reset)
    begin: Delay3 process
      if (reset == 1'b1) begin
        Delay3 out1 <= 0;</pre>
      end
      else begin
        if (enb 1 7 0 == 1'b1) begin
          Delay3 out1 <= Delay2 out1;</pre>
      end
    end // Delay3 process
// %%%% Bypass Register %%%%
  always @ (posedge clk or posedge reset)
    begin: DataHoldRegister temp process12
      if (reset == 1'b1) begin
        regout 5 <= 0;
      end
      else begin
        if (enb 1 56 1 == 1'b1) begin
           regout 5 <= Delay3 out1;</pre>
        end
      end
    end // DataHoldRegister temp process12
  assign tmpout 4 = (enb 1 56 1 == 1'b1)? Delay3 out1:
               regout 5;
  assign Downsample4 out1 = tmpout 4;
                                   (.In1(Downsample4 out1), // sfix16 En14
  Subsystem12
                u Subsystem12
                                    .Out1(Subsystem12 out1) // sfix16 En14
  assign add cast 10 = \frac{\{\{16\{Add4 \text{ out}1[15]\}\}\}}{Add4 \text{ out}1\}};
```

```
assign add cast 11 = \frac{(\{16\{Subsystem12 \text{ out} 1[15]\}\})}{}
Subsystem12 out1});
  assign add temp 5 = add cast 10 + add cast 11;
  assign Add7 out1 tmp = add temp 5[31:0];
  assign Add7 out1 = Add7 out1 tmp[15:0];
  always @ (posedge clk or posedge reset)
    begin: Delay4_process
      if (reset == 1'b1) begin
        Delay4 out1 <= 0;</pre>
      end
      else begin
        if (enb 1 7 0 == 1'b1) begin
          Delay4 out1 <= Delay3 out1;</pre>
        end
      end
    end // Delay4 process
// %%%% Bypass Register %%%%
  always @ (posedge clk or posedge reset)
    begin: DataHoldRegister temp process13
      if (reset == 1'b1) begin
        regout 6 <= 0;
      end
      else begin
        if (enb 1 56 1 == 1'b1) begin
          regout 6 <= Delay4 out1;
        end
      end
    end // DataHoldRegister temp process13
  assign tmpout 5 = (enb 1 56 1 == 1'b1)? Delay4 out1:
              regout 6;
  assign Downsample5 out1 = tmpout 5;
  Subsystem7
               u Subsystem7
                               (.In1(Downsample5 out1), // sfix16 En14
                                .Out1(Subsystem7 out1) // sfix16 En14
                                );
  assign add cast 12 = \frac{\{\{16\{Add7 out1[15]\}\}\}, Add7 out1\}\}};
  assign add cast 13 = $signed({{16{Subsystem7 out1[15]}}},
Subsystem7 out1});
  assign add temp 6 = add cast 12 + add cast 13;
  assign Add11 out1 tmp = add temp 6[31:0];
  assign Add11 out1 = Add11 out1 tmp[15:0];
// %%%% Up sample by 7, Sample offset 0 %%%%
  assign zero 1 = 16'b0000000000000000;
  assign muxout 1 = (enb \ 1 \ 56 \ 1 == 1'b1) ? Add11 out1 :
              zero 1;
```

```
// %%% Bypass Register %%%%
  always @ (posedge clk or posedge reset)
    begin: DataHoldRegister temp process14
      if (reset == 1'b1) begin
       regout 7 <= 0;
      end
      else begin
        if (enb 7 56 1 == 1'b1) begin
          regout 7 \ll muxout 1;
      end
    end // DataHoldRegister temp process14
  assign Upsample1 out1 = (enb 7 56 1 == 1'b1)? muxout 1:
                    regout 7;
  assign add cast 14 = \frac{1}{10} out 1[15], Delay 10 out 1[15], Delay 10 out 1[15]
  assign add cast 15 = $signed({{16{Upsample1 out1[15]}}},
Upsample1 out1});
  assign add temp 7 = add cast 14 + add cast 15;
  assign Add28 out1 tmp = add temp 7[31:0];
  assign Add28 out1 = Add28 out1 tmp[15:0];
  always @ (posedge clk or posedge reset)
    begin: Delay11 process
      if (reset == 1'b1) begin
       Delay11 out1 <= 0;
      end
      else begin
        if (enb 1 8 0 == 1'b1) begin
          Delay11 out1 <= Add28 out1;</pre>
        end
      end
    end // Delay11 process
                                 (.In1(Downsample2 out1), // sfix16 En14
  Subsystem15
              u Subsystem15
                                  .Out1(Subsystem15 out1) // sfix16 En14
                                  );
  Subsystem18
                u Subsystem18
                                 (.In1(Downsample3 out1),
                                                           // sfix16 En14
                                  .Out1(Subsystem18 out1) // sfix16 En14
                                  );
  assign add cast 16 = $signed({{16{Subsystem15 out1[15]}}},
Subsystem15 out1});
  assign add cast 17 = $signed({{16{Subsystem18 out1[15]}}},
Subsystem18 out1));
  assign add temp 8 = add cast 16 + add cast 17;
  assign Add5 out1 tmp = add temp 8[31:0];
  assign Add5 out1 = Add5 out1 tmp[15:0];
  Subsystem21 u Subsystem21 (.In1(Downsample4 out1), // sfix16 En14
```

```
.Out1(Subsystem21 out1) // sfix16 En14
                                    );
  assign add cast 18 = \frac{(\{16\{Add5 \text{ out}1[15]\}\}, Add5 \text{ out}1\});}
  assign add cast 19 = \frac{\{\{\{\{\{\{\{\{\}\}\}\}\}\}\}\}}{\{\}\}\}}
Subsystem21 out1});
  assign add temp 9 = add cast 18 + add cast 19;
  assign Add8 out1 tmp = add temp 9[31:0];
  assign Add8 out1 = Add8 out1 tmp[15:0];
                                   (.In1(Downsample5 out1), // sfix16 En14
  Subsystem23 u Subsystem23
                                    .Out1(Subsystem23 out1) // sfix16 En14
                                    );
  assign add cast 20 = \frac{(\{\{16\{Add8 \text{ out1}[15]\}\}, Add8 \text{ out1}\});}
  assign add cast 21 = \frac{(\{\{16\{Subsystem23 \text{ out} 1[15]\}\})}{(16\{Subsystem23 \text{ out} 1[15]\})}}
Subsystem23 out1));
  assign add temp 10 = add cast 20 + add cast 21;
  assign Add12 out1 tmp = add temp 10[31:0];
  assign Add12 out1 = Add12 out1 tmp[15:0];
  always @ (posedge clk or posedge reset)
    begin: Delay5_process
      if (reset == 1'b1) begin
        Delay5 out1 <= 0;</pre>
      end
      else begin
        if (enb 1 7 0 == 1'b1) begin
          Delay5 out1 <= Delay4 out1;</pre>
        end
      end
    end // Delay5 process
// %%%% Bypass Register %%%%
  always @ (posedge clk or posedge reset)
    begin: DataHoldRegister temp process15
      if (reset == 1'b1) begin
        regout 8 <= 0;
      end
      else begin
        if (enb 1 56_1 == 1'b1) begin
          regout 8 <= Delay5 out1;
        end
    end // DataHoldRegister temp process15
  assign tmpout 6 = (enb 1 56 1 == 1'b1)? Delay5 out1:
               regout 8;
  assign Downsample6 out1 = tmpout 6;
  Subsystem25 u Subsystem25 (.In1(Downsample6 out1), // sfix16 En14
```

```
.Out1(Subsystem25 out1) // sfix16 En14
                                   );
  assign add cast 22 = $signed({{16{Add12 out1[15]}}}, Add12 out1});
  assign add cast 23 = \frac{16{Subsystem25 \text{ out1}[15]}}{,
Subsystem25 out1});
  assign add temp 11 = add cast 22 + add cast 23;
  assign Add16 out1 tmp = add temp 11[31:0];
  assign Add16 out1 = Add16 out1 tmp[15:0];
// %%%% Up sample by 7, Sample offset 0 %%%%
  assign zero 2 = 16'b0000000000000000;
  assign muxout 2 = (enb 1 56 1 == 1'b1)? Add16 out1:
              zero 2;
// %%%% Bypass Register %%%%
  always @ (posedge clk or posedge reset)
    begin: DataHoldRegister temp process16
      if (reset == 1'b1) begin
        regout 9 <= 0;
      end
      else begin
        if (enb 7 56 1 == 1'b1) begin
          regout \overline{9} <= muxout 2;
        end
      end
    end // DataHoldRegister temp process16
  assign Upsample2 out1 = (enb 7 56 1 == 1'b1) ? muxout 2 :
                    regout 9;
  assign add cast 24 = \frac{1}{10} \left( \frac{16}{Delay11} \cdot \frac{15}{y} \right), Delay11 out1);
  assign add cast 25 = $signed({{16{Upsample2 out1[15]}}},
Upsample2 out1});
  assign add temp 12 = add cast 24 + add cast 25;
  assign Add29 out1 tmp = add temp 12[31:0];
  assign Add29 out1 = Add29 out1 tmp[15:0];
  always @ (posedge clk or posedge reset)
    begin: Delay12_process
      if (reset == 1'b1) begin
        Delay12 out1 <= 0;
      end
      else begin
        if (enb 1 8 0 == 1'b1) begin
          Delay12 out1 <= Add29 out1;</pre>
        end
      end
    end // Delay12 process
                                 (.In1(Downsample3_out1), // sfix16 En14
  Subsystem27 u Subsystem27
                                   .Out1(Subsystem27 out1) // sfix16 En14
```

```
);
                                 (.In1(Downsample4 out1), // sfix16 En14
  Subsystem29 u Subsystem29
                                  .Out1(Subsystem29 out1) // sfix16 En14
                                  );
 assign add cast 26 = $signed({{16{Subsystem27 out1[15]}}},
Subsystem27 out1));
  assign add cast 27 = \frac{1}{100} assign add cast 27 = \frac{1}{100}
Subsystem29 out1});
  assign add temp 13 = add cast 26 + add cast 27;
  assign Add9 out1 tmp = add temp 13[31:0];
 assign Add9 out1 = Add9 out1 tmp[15:0];
                                 (.In1(Downsample5 out1), // sfix16 En14
  Subsystem31 u Subsystem31
                                  .Out1(Subsystem31 out1) // sfix16 En14
                                  );
 assign add cast 28 = \frac{16{Add9 out1[15]}}{Add9_out1};
 assign add cast 29 = \frac{1}{16} \left( \frac{16}{5} \right)
Subsystem31 out1});
 assign add temp 14 = add cast 28 + add cast 29;
 assign Add13 out1 tmp = add temp 14[31:0];
 assign Add13 out1 = Add13 out1 tmp[15:0];
  Subsystem33 u Subsystem33
                                 (.In1(Downsample6 out1), // sfix16 En14
                                  .Out1(Subsystem33 out1) // sfix16 En14
                                  );
 assign add cast 30 = $signed({{16{Add13 out1[15]}}}, Add13 out1});
 assign add cast 31 = $signed({{16{Subsystem33_out1[15]}},
Subsystem33 out1));
 assign add temp 15 = add cast 30 + add cast 31;
 assign Add17 out1 tmp = \overline{add} temp 15[31:0];
 assign Add17 out1 = Add17 out1 tmp[15:0];
  always @ (posedge clk or posedge reset)
   begin: Delay6 process
      if (reset == 1'b1) begin
       Delay6 out1 <= 0;</pre>
      end
      else begin
        if (enb 1 7 0 == 1'b1) begin
          Delay6 out1 <= Delay5 out1;</pre>
        end
      end
   end // Delay6 process
// %%%% Bypass Register %%%%
 always @ (posedge clk or posedge reset)
```

```
begin: DataHoldRegister temp process17
      if (reset == 1'b1) begin
       regout 10 <= 0;
      end
      else begin
        if (enb 1 56 1 == 1'b1) begin
          regout 10 <= Delay6 out1;</pre>
      end
   end // DataHoldRegister temp process17
  assign tmpout_7 = (enb_1_56_1 == 1'b1) ? Delay6_out1 :
              regout 10;
  assign Downsample9 out1 = tmpout 7;
  Subsystem
            u Subsystem
                             (.In1(Downsample9 out1), // sfix16 En14
                              .Out1(Subsystem out1) // sfix16 En14
                              );
 assign add cast 32 = $signed({{16{Add17 out1[15]}}}, Add17 out1});
 assign add cast 33 = $signed({{16{Subsystem out1[15]}}},
Subsystem out1 });
 assign add temp 16 = add cast 32 + add cast 33;
 assign Add6 out1 tmp = add temp 16[31:0];
 assign Add6 out1 = Add6 out1 tmp[15:0];
// %%%% Up sample by 7, Sample offset 0 %%%%
 assign zero 3 = 16'b0000000000000000;
 assign muxout 3 = (enb 1 56 1 == 1'b1)? Add6 out1:
              zero 3;
// %%%% Bypass Register %%%%
 always @ (posedge clk or posedge reset)
   begin: DataHoldRegister temp process18
      if (reset == 1'b1) begin
       regout 11 <= 0;
      end
      else begin
        if (enb 7 56 1 == 1'b1) begin
          regout 11 <= muxout 3;</pre>
        end
      end
   end // DataHoldRegister temp process18
 assign Upsample3 out1 = (enb 7 56 1 == 1'b1)? muxout 3:
                    regout 11;
 assign add cast 34 = \frac{(\{16\{Delay12 \text{ out1}[15]\}\})}{Delay12 \text{ out1}}};
  assign add cast 35 = $signed({{16{Upsample3 out1[15]}}},
Upsample3 out1});
 assign add temp 17 = add cast 34 + add cast 35;
 assign Add30 out1 tmp = add temp 17[31:0];
 assign Add30 out1 = Add30 out1 tmp[15:0];
```

```
always @ (posedge clk or posedge reset)
    begin: Delay13 process
      if (reset == 1'b1) begin
        Delay13 out1 <= 0;</pre>
      end
      else begin
        if (enb 1 8 0 == 1'b1) begin
          Delay13 out1 <= Add30 out1;</pre>
        end
      end
    end // Delay13 process
                                  (.In1(Downsample4 out1), // sfix16 En14
  Subsystem35
               u Subsystem35
                                   .Out1(Subsystem35 out1) // sfix16 En14
                                   );
  Subsystem34 u Subsystem34
                                  (.In1(Downsample5 out1), // sfix16 En14
                                   .Out1(Subsystem34 out1) // sfix16 En14
                                   );
  assign add cast 36 = $signed({{16{Subsystem35 out1[15]}}},
Subsystem35 out1});
  assign add cast 37 = \frac{16{Subsystem34 out1[15]}}{,}
Subsystem34 out1);
  assign add temp 18 = add cast 36 + add cast 37;
  assign Add10 out1 tmp = add temp 18[31:0];
  assign Add10 out1 = Add10 out1 tmp[15:0];
  Subsystem32 u Subsystem32
                                  (.In1(Downsample6 out1), // sfix16 En14
                                   .Out1(Subsystem32 out1) // sfix16 En14
                                   );
  assign add cast 38 = \frac{(\{\{16\{Add10 \text{ out1}[15]\}\}, Add10 \text{ out1}\});}
 assign add cast 39 = \frac{(\{\{16\{Subsystem32 out1[15]\}\}\}, }{(16\{Subsystem32 out1[15]\}\}, })}
Subsystem32 out1});
  assign add temp 19 = add cast 38 + add cast 39;
  assign Add14 out1 tmp = add temp 19[31:0];
  assign Add14 out1 = Add14 out1 tmp[15:0];
                                  (.In1(Downsample9 out1), // sfix16 En14
  Subsystem30 u Subsystem30
                                   .Out1(Subsystem30 out1) // sfix16 En14
                                   );
  assign add cast 40 = \frac{(\{\{16\{Add14 \text{ out1}[15]\}\}\}, Add14 \text{ out1}\});}
  assign add cast 41 = \frac{(\{16\{Subsystem30 out1[15]\}\})}{}
Subsystem30 out1});
  assign add temp 20 = add cast 40 + add cast 41;
  assign Add15 out1 tmp = add temp 20[31:0];
  assign Add15 out1 = Add15 out1 tmp[15:0];
```

```
always @ (posedge clk or posedge reset)
   begin: Delay7 process
      if (reset == 1'b1) begin
        Delay7 out1 <= 0;</pre>
      end
      else begin
        if (enb 1 7 0 == 1'b1) begin
          Delay7 out1 <= Delay6 out1;</pre>
        end
      end
    end // Delay7 process
// %%%% Bypass Register %%%%
  always @ (posedge clk or posedge reset)
   begin: DataHoldRegister temp process19
      if (reset == 1'b1) begin
        regout 12 <= 0;
      end
      else begin
        if (enb 1 56 1 == 1'b1) begin
         regout 12 <= Delay7 out1;</pre>
        end
      end
   end // DataHoldRegister temp process19
  assign tmpout 8 = (enb 1 56 1 == 1'b1)? Delay7 out1:
              regout 12;
  assign Downsample8 out1 = tmpout 8;
                                 (.In1(Downsample8 out1), // sfix16 En14
 Subsystem28 u Subsystem28
                                                            // sfix16 En14
                                  .Out1(Subsystem28 out1)
                                  );
 assign add cast 42 = \frac{16{Add15 \text{ out1}[15]}}{Add15 \text{ out1}};
 assign add cast 43 = $signed({{16{Subsystem28 out1[15]}}},
Subsystem28 out1});
 assign add temp 21 = add cast 42 + add cast 43;
 assign Add22 out1 tmp = add temp 21[31:0];
 assign Add22 out1 = Add22 out1 tmp[15:0];
// %%%% Up sample by 7, Sample offset 0 %%%%
 assign zero 4 = 16'b0000000000000000;
 assign muxout 4 = (enb 1 56 1 == 1'b1) ? Add22 out1 :
              zero 4;
// %%%% Bypass Register %%%%
  always @ (posedge clk or posedge reset)
   begin: DataHoldRegister temp process20
      if (reset == 1'b1) begin
        regout 13 <= 0;
      end
```

```
else begin
        if (enb 7 56 1 == 1'b1) begin
          regout 13 <= muxout 4;
      end
    end // DataHoldRegister temp process20
  assign Upsample4 out1 = (enb 7 56 1 == 1'b1) ? muxout 4:
                    regout 13;
  assign add cast 44 = signed(\{\{16\{Delay13 out1[15]\}\}\}, Delay13 out1\});
  assign add cast 45 = \frac{16{Upsample4 out1[15]}}{,}
Upsample4 out1});
  assign add temp 22 = add cast 44 + add cast 45;
  assign Add31 out1 tmp = add temp 22[31:0];
  assign Add31 out1 = Add31 out1 tmp[15:0];
  always @ (posedge clk or posedge reset)
    begin: Delay14 process
      if (reset == 1'b1) begin
        Delay14 out1 \leftarrow 0;
      end
      else begin
        if (enb 1 8 0 == 1'b1) begin
          Delay14 out1 <= Add31 out1;</pre>
        end
      end
    end // Delay14 process
                                  (.In1(Downsample5 out1), // sfix16 En14
  Subsystem26
              u Subsystem26
                                   .Out1(Subsystem26 out1) // sfix16 En14
                                   );
                                  (.In1(Downsample6 out1), // sfix16 En14
  Subsystem24 u Subsystem24
                                   .Out1(Subsystem24 out1) // sfix16 En14
                                   );
  assign add cast 46 = \frac{16{Subsystem26 out1[15]}}
Subsystem26 out1});
  assign add cast 47 = \frac{(\{16\{Subsystem24 \text{ out}1[15]\}\},}{}
Subsystem24 out1});
  assign add temp 23 = add cast 46 + add cast 47;
  assign Add18 out1 tmp = add temp 23[31:0];
  assign Add18 out1 = Add18 out1 tmp[15:0];
  Subsystem22 u Subsystem22
                                  (.In1(Downsample9 out1), // sfix16 En14
                                   .Out1(Subsystem22 out1) // sfix16 En14
                                   );
  assign add cast 48 = \frac{(\{\{16\{Add18 \text{ out1}[15]\}\}\}, Add18 \text{ out1}\});}
  assign add cast 49 = \frac{(\{16\{Subsystem22 \text{ out}1[15]\}\})}{}
Subsystem22 out1});
```

```
assign add temp 24 = add cast 48 + add cast 49;
  assign Add20 out1 tmp = add temp 24[31:0];
  assign Add20 out1 = Add20 out1 tmp[15:0];
                                 (.In1(Downsample8 out1), // sfix16 En14
  Subsystem19
               u Subsystem19
                                  .Out1(Subsystem19 out1) // sfix16 En14
 assign add_cast_50 = $signed({{16{Add20_out1[15]}}}, Add20_out1});
 assign add cast 51 = \frac{16{Subsystem19 out1[15]}}{,}
Subsystem19 out1});
 assign add temp 25 = add cast 50 + add cast 51;
 assign Add23 out1 tmp = add temp 25[31:0];
 assign Add23 out1 = Add23 out1 tmp[15:0];
 always @ (posedge clk or posedge reset)
   begin: Delay9 process
      if (reset == 1'b1) begin
        Delay9 out1 <= 0;</pre>
      end
      else begin
        if (enb 1 7 0 == 1'b1) begin
          Delay9_out1 <= Delay7 out1;</pre>
        end
      end
    end // Delay9 process
// %%%% Bypass Register %%%%
 always @ (posedge clk or posedge reset)
   begin: DataHoldRegister temp process21
      if (reset == 1'b1) begin
        regout 14 <= 0;
      end
      else begin
        if (enb 1 56 1 == 1'b1) begin
         regout 14 <= Delay9 out1;
        end
      end
   end // DataHoldRegister temp process21
 assign tmpout 9 = (enb 1 56 1 == 1'b1)? Delay9 out1:
              regout 14;
  assign Downsample7 out1 = tmpout 9;
  Subsystem16 u Subsystem16
                                 (.In1(Downsample7 out1), // sfix16 En14
                                  .Out1(Subsystem16 out1) // sfix16 En14
                                  );
 assign add cast 52 = \frac{(\{16\{Add23 \text{ out} [15]\}\})}{Add23 \text{ out} \{\})};
  assign add cast 53 = $signed({{16{Subsystem16 out1[15]}}},
Subsystem16 out1});
```

```
assign add temp 26 = add cast 52 + add cast 53;
  assign Add25 out1 tmp = add temp 26[31:0];
 assign Add25 out1 = Add25 out1 tmp[15:0];
// %%%% Up sample by 7, Sample offset 0 %%%%
 assign zero 5 = 16'b0000000000000000;
 assign muxout 5 = (enb 1 56 1 == 1'b1)? Add25 out1:
              zero 5;
// %%%% Bypass Register %%%%
  always @ (posedge clk or posedge reset)
   begin: DataHoldRegister temp process22
      if (reset == 1'b1) begin
       regout 15 <= 0;
      end
      else begin
        if (enb_7_56_1 == 1'b1) begin
          regout 15 <= muxout 5;</pre>
        end
      end
   end // DataHoldRegister temp process22
 assign Upsample5 out1 = (enb 7 56 1 == 1'b1)? muxout 5:
                    regout 15;
 assign add cast 54 = \frac{(\{16\{Delay14 \text{ out1}[15]\}\})}{Delay14 \text{ out1}}};
 assign add cast 55 = $signed({{16{Upsample5 out1[15]}}},
Upsample5 out1});
 assign add temp 27 = add cast 54 + add cast 55;
 assign Add32 out1 tmp = add temp 27[31:0];
 assign Add32 out1 = Add32 out1 tmp[15:0];
 always @ (posedge clk or posedge reset)
   begin: Delay15 process
      if (reset == 1'b1) begin
       Delay15 out1 <= 0;
      end
      else begin
        if (enb 1 8 0 == 1'b1) begin
          Delay15 out1 <= Add32 out1;</pre>
        end
      end
   end // Delay15 process
  Subsystem14
              u Subsystem14
                                 (.In1(Downsample6 out1), // sfix16 En14
                                  .Out1(Subsystem14 out1) // sfix16 En14
                                  );
                                 (.In1(Downsample9 out1),
                                                            // sfix16 En14
  Subsystem13 u Subsystem13
                                  .Out1(Subsystem13 out1)
                                                            // sfix16 En14
                                  );
```

```
assign add cast 56 = \frac{(\{16\{Subsystem14 \text{ out}1[15]\}\})}{}
Subsystem14 out1));
  assign add_cast_57 = $signed({{16{Subsystem13 out1[15]}},
Subsystem13 out1);
  assign add temp 28 = add cast 56 + add cast 57;
  assign Add21 out1 tmp = add temp 28[31:0];
  assign Add21 out1 = Add21 out1 tmp[15:0];
  Subsystem11 u Subsystem11
                                  (.In1(Downsample8_out1), // sfix16_En14
                                   .Out1(Subsystem11 out1) // sfix16 En14
                                   );
  assign add cast 58 = \frac{(\{16\{Add21 \text{ out} [15]\}\})}{Add21 \text{ out} });
  assign add cast 59 = \frac{(\{16\{Subsystem11 out1[15]\}\})}{}
Subsystem11 out1});
  assign add temp 29 = add cast 58 + add cast 59;
  assign Add24 out1 tmp = add temp 29[31:0];
  assign Add24 out1 = Add24 out1 tmp[15:0];
                                (.In1(Downsample7 out1), // sfix16 En14
  Subsystem4
               u Subsystem4
                                 .Out1(Subsystem4 out1) // sfix16 En14
                                 );
  assign add cast 60 = \frac{(\{\{16\{Add24 \text{ out1}[15]\}\}\}, Add24 \text{ out1}\});}
  assign add cast 61 = signed(\{\{16\{Subsystem4 out1[15]\}\}\},
Subsystem4 out1});
  assign add temp 30 = add cast 60 + add cast 61;
  assign Add26 out1 tmp = add temp 30[31:0];
  assign Add26 out1 = Add26 out1 tmp[15:0];
  always @ (posedge clk or posedge reset)
    begin: Delay8 process
      if (reset == 1'b1) begin
        Delay8 out1 <= 0;</pre>
      end
      else begin
        if (enb_1_7_0 == 1'b1) begin
          Delay8 out1 <= Delay9 out1;</pre>
        end
      end
    end // Delay8 process
// %%%% Bypass Register %%%%
  always @ (posedge clk or posedge reset)
    begin: DataHoldRegister temp process23
      if (reset == 1'b1) begin
        regout 16 <= 0;
      end
      else begin
        if (enb 1 56 1 == 1'b1) begin
```

```
regout 16 <= Delay8 out1;
        end
      end
    end // DataHoldRegister temp process23
  assign tmpout 10 = (enb \ 1 \ 56 \ 1 == 1'b1)? Delay8 out1:
                regout 16;
  assign Downsample10 out1 = tmpout 10;
                                (.In1(Downsample10_out1), // sfix16_En14
  Subsystem3
               u Subsystem3
                                 .Out1(Subsystem3 out1) // sfix16 En14
                                 );
  assign add cast 62 = \frac{(\{\{16\{Add26 \text{ out1}[15]\}\}\}, Add26 \text{ out1}\});}
  assign add cast 63 = $signed({{16{Subsystem3 out1[15]}}},
Subsystem3 out1});
  assign add temp 31 = add cast 62 + add cast 63;
  assign Add27_out1_tmp = add_temp_31[31:0];
  assign Add27 out1 = Add27 out1 tmp[15:0];
// %%%% Up sample by 7, Sample offset 0 %%%%
  assign zero 6 = 16'b000000000000000;
  assign muxout 6 = (enb 1 56 1 == 1'b1) ? Add27 out1 :
               zero 6;
// %%%% Bypass Register %%%%
  always @ (posedge clk or posedge reset)
    begin: DataHoldRegister temp process24
      if (reset == 1'b1) begin
        regout 17 <= 0;
      end
      else begin
        if (enb 7 56 1 == 1'b1) begin
          regout 17 <= muxout 6;
        end
      end
    end // DataHoldRegister temp process24
  assign Upsample7 out1 = (enb 7 56 1 == 1'b1) ? muxout 6:
                     regout 17;
  assign add cast 64 = \frac{(\{16\{Delay15 \text{ out1}[15]\}\})}{Delay15 \text{ out1}}};
  assign add cast 65 = \frac{(\{\{16\{Upsample7 out1[15]\}\}\}, }{(Upsample7 out1[15])\}}
Upsample7 out1});
  assign add temp 32 = add cast 64 + add cast 65;
  assign Add33 out1 tmp = add temp 32[31:0];
  assign Add33 out1 = Add33 out1 tmp[15:0];
  assign Out1 = Add33 out1;
endmodule // pol78cse4
```