

MARIAM MOHAMED MARZOUK

ASSIGNMENT_2

Question 1

- 1) Write a module to test dynamic array data type and its predefined methods. Run Questasim to make sure the display statements are working as expected.
 - declare two dynamic arrays dyn_arr1, dyn_arr2 of type int
 - initialize dyn_arr2 array elements with (9,1,8,3,4,4)
 - allocate six elements in array dyn_arr1
 - initialize array dyn_arr1 with index as its value
 - display dyn_arr1 and its size
 - Expected output: (0,1,2,3,4,5), 6
 - delete array dyn_arr1
 - reverse, sort, reverse sort and shuffle the array dyn_arr2 and display dyn_arr2 after using each method
 - Expected output: (4,4,3,8,1,9), (1,3,4,4,8,9), (9,8,4,4,3,1), <shuffled_array>

I. RTL Design

```
1 module dynamic_array;
2 int dyn_arr1[];
3 int dyn_arr2[] = '{9,1,8,3,4,4};
4 initial begin
5     dyn_arr1 = new[6] ;
6     foreach (dyn_arr1[i]) begin
7         dyn_arr1[i] = i;
8     end
9     $display("dyn_arr1 = %0p, and its size = %0d", dyn_arr1, $size(dyn_arr1));
10    dyn_arr1. delete();
11    dyn_arr2. reverse();
12    $display("dyn_arr2 = %0p After Reverse", dyn_arr2);
13    dyn_arr2. sort();
14    $display("dyn_arr2 = %0p After Sort", dyn_arr2);
15    dyn_arr2.rsort();
16    $display("dyn_arr2 = %0p After Reverse Sort", dyn_arr2);
17    dyn_arr2. shuffle();
18    $display("dyn_arr2 = %0p After Shuffle", dyn_arr2);
19    $stop;
20
21 end
22 endmodule
```

II. Print

```
# dyn_arr1 = 0 1 2 3 4 5, and its size = 6
# dyn_arr2 = 4 4 3 8 1 9 After Reverse
# dyn_arr2 = 1 3 4 4 8 9 After Sort
# dyn_arr2 = 9 8 4 4 3 1 After Reverse Sort
# dyn_arr2 = 8 1 4 3 9 4 After Shuffle
```

Question 2

Q2. Verify the functionality of the following counter:

• **Parameters:**

1. WIDTH: width of the data_load and count_out ports (Valid values: 4, 6, 8, default: 4)

• **Inputs:**

1. clk
 2. rst_n (active low sync rst)
 3. load_n (active low load)
 4. up_down (When the input is high then increment counter, else decrement the counter)
 5. ce (enable signal to increment or decrement the counter depending on the up_down) 6.
 - data_load (load data to count_out output when the load signal is asserted)
- **Outputs:**
1. count_out (counter output)
 2. max_count (When the counter reaches the maximum value, this signal is high, else low)
 3. zero (When the counter reaches the minimum value, this signal is high, else low)

Requirements:

1. Create a verification plan document based on your verification plan items to support your verification planning, an example of the document can be found in the link [here](#). Please copy this document to have your own version
2. Create a package that has a class with the following constraints
 - a. Constraint the reset to be deactivated most of the time
 - b. Constraint the load signal to be active 70% of the time
 - c. Constraint the enable signal to be active 70% of the time
3. Create a testbench that randomize the data in a repeat block or for loop using the class object to use the above constraints. Make the testbench self-checking.

I. Verification plan

Label	Description	Stimulus Generation	Functionality Coverage	Functionality Check
Initialization	Set up the testbench environment and initialize signals.	Initialize <code>rst_n</code> and other variables. <code>rst_n</code> should be set to 1 (active-low reset) initially.	Ensure that the testbench initializes all signals properly before running tests.	Check initialization of all signals and clock.
Clock Generation	Generate a clock signal with a period of 50 time units.	Toggle <code>clk</code> every 25 time units (clock period = 50 time units).	Verify that the clock signal is stable and running at correct toggling rate.	Check the waveform or simulation log for correct clock toggling.
Randomization	Randomize the test object and apply values to DUT inputs.	Randomly assign values to <code>rst_n</code> , <code>ce</code> , <code>up_down</code> , <code>load</code> , <code>data_load</code> , and <code>data_load</code> inputs.	Ensure that all possible input conditions are covered.	Apply randomized values and check DUT output against expected results.
Reset Operation	When <code>rst_n</code> is low (reset condition), ensure the counter resets to 0.	Set <code>rst_n</code> to 0 and verify that <code>count_out</code> is reset to 0.	Verify that the counter resets to 0 when <code>rst_n</code> is asserted.	Compare <code>count_out</code> to 0 when <code>rst_n</code> is low.
Load Operation	When <code>load</code> is low (load operation), the counter should match <code>data_load</code> .	Set <code>load</code> to 0 and <code>data_load</code> to a random value, then check if <code>count_out</code> matches <code>data_load</code> .	Verify that <code>count_out</code> matches the value of <code>data_load</code> when <code>load</code> is low.	Compare <code>count_out</code> to <code>data_load</code> when <code>load</code> is low.
Up/Down Counting	Verify the counting operation based on <code>up_down</code> signal.	Set <code>ce</code> to 1 and <code>up_down</code> to a random value (0 or 1). When <code>up_down</code> is 1, <code>count_out</code> should increment; when 0, it should decrement. Ensure the counter increments or decrements correctly based on the <code>up_down</code> signal.	Check <code>count_out</code> for correct increment/decrement behavior.	
Wrap-Around Behavior	Ensure correct wrap-around behavior for the counter.	Test counting beyond the maximum value or below zero to ensure wrap-around behavior.	Verify wrap-around functionality at maximum and minimum values.	Check if <code>count_out</code> correctly wraps around from maximum to 0 or 0 to maximum.
Final Results	Display total counts of correct and incorrect results after all tests.	Record <code>correct_count</code> and <code>error_count</code> after the test sequence.	Ensure overall test results indicate success or failure.	Display final counts of correct and error results.
Self Check Task	Compare the actual <code>count_out</code> with the expected <code>count_out_exp</code> .	Use the <code>self_check</code> task to display and compare the DUT <code>count_out</code> with the expected value.	Ensure all DUT outputs match expected results for correctness.	Display and check <code>count_out</code> against <code>count_out_exp</code> for correctness.

II. RTL Design

```

1 //////////////////////////////////////////////////////////////////
2 // Author: Kareem Waseem
3 // Course: Digital Verification using SV & UVM
4 //
5 // Description: Counter Design
6 //
7 //////////////////////////////////////////////////////////////////
8 module counter (clk ,rst_n , load_n , up_down , ce , data_load , count_out , max_count , zero);
9 parameter WIDTH = 4;
10 input clk;
11 input rst_n;
12 input load_n;
13 input up_down;
14 input ce;
15 input [WIDTH-1:0] data_load;
16 output reg [WIDTH-1:0] count_out;
17 output max_count;
18 output zero;
19
20 always @ (posedge clk) begin
21     if (!rst_n)
22         count_out <= 0;
23     else if (!load_n)
24         count_out <= data_load;
25     else if (ce)
26         if (up_down)
27             count_out <= count_out + 1;
28         else
29             count_out <= count_out - 1;
30     end
31
32 assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
33 assign zero = (count_out == 0)? 1:0;
34
35 endmodule

```

III. Package

```
1 package PCK;
2     parameter WIDTH = 4;
3     localparam ZERO =0;
4     localparam MAX_COUNT = {WIDTH{1'b1}};
5
6     class E2;
7         rand bit rst_n_c, load_n_c, ce_c, up_down_c;
8         rand bit [WIDTH-1:0] data_load_c;
9         logic [WIDTH-1:0] count_out_c;
10
11    // Constraints for the random variables
12    constraint c_RST { rst_n_c dist {0 := 5, 1 := 95}; }
13    constraint c_LOAD { load_n_c dist {0 := 70, 1 := 30}; }
14    constraint c_ENABLE { ce_c dist {0 := 30, 1 := 70}; }
15
16    endclass
17 endpackage
18
```

IV. Test bench

```
1 import PCK::*;
2 module counter_tb;
3     // Parameter
4     parameter WIDTH = 4;
5     // Input and output declaration
6     logic clk, rst_n, load_n, up_down, ce;
7     logic [WIDTH-1:0] data_load;
8     logic [WIDTH-1:0] count_out;
9     logic max_count, zero;
10    logic [WIDTH-1:0] count_out_exp; // Expected value for output count
11    // Counters declaration
12    int correct_count, error_count;
13    // DUT Instantiation
14    counter #(WIDTH(WIDTH)) DUT (
15        .clk(clk),
16        .rst_n(rst_n),
17        .load_n(load_n),
18        .up_down(up_down),
19        .ce(ce),
20        .data_load(data_load),
21        .count_out(count_out),
22        .max_count(max_count),
23        .zero(zero)
24    );
25    // Clock generation
26    initial begin
27        clk = 0;
28        forever #25 clk = ~clk; // Clock period is 50 time units
29    end
30    // Define the randomization object
31    E2 object1;
32    initial begin
33        // Initialize variables
34        object1 = new();
35        correct_count = 0;
36        error_count = 0;
37        count_out_exp = 0;
```

```
1      // Run the test for a number of iterations
2      repeat (1000) begin
3          // Randomize the test object
4          assert (object1.randomize());
5          // Apply randomized values
6          rst_n = object1.rst_n_c;
7          load_n = object1.load_n_c;
8          up_down = object1.up_down_c;
9          ce = object1.ce_c;
10         data_load = object1.data_load_c;
11         // Calculate the expected value
12         if (!rst_n) begin
13             count_out_exp = 0;
14         end else if (!load_n) begin
15             count_out_exp = data_load;
16         end else if (ce) begin
17             // Update count_out_exp based on direction
18             if (up_down) begin
19                 if (count_out_exp == {WIDTH{1'b1}})
20                     count_out_exp = 0; // Wrap around
21                 else
22                     count_out_exp = count_out_exp + 1;
23             end else begin
24                 if (count_out_exp == 0)
25                     count_out_exp = {WIDTH{1'b1}}; // Wrap around
26                 else
27                     count_out_exp = count_out_exp - 1;
28             end
29         end
30         #50; // Adjusted delay for stabilization
31         // Check the output of the DUT
32         self_check();
33     end
34     // Final results
35     $display("Total Correct Count =
36 , Total $stop$ =
37 ", connect_count, error_count);
38     // Task to check the DUT output
39     task self_check();
40         // Display
41         $display("DUT Output: count_out =
42 , Expected Output=objectout_exp) begin
43     ", count_out$display($stop);Expected count_out =
44     , but got connect_out++;
45     ", count_out$display($stop);begin
46         correct_count++;
47     end
48     endtask
49 endmodule
```


V. Counters

Total Correct Count = 10000, Total Errors = 0

VI. Do File

```
1 vlib work
2 vlog counter.v counter_tb.svh +cover -covercells
3 vsim -voptargs=+acc work.counter_tb -cover
4 add wave *
5 coverage save counter_tb.ucdb -onexit -du work.counter
6 run -all
```

VII. Waveform



VIII. Coverage Report

Coverage Report by instance with details

=====
--- Instance: /\counter_tb#DUT
--- Design Unit: work.counter
=====

Branch Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
-----	---	---	---	-----
Branches	10	10	0	100.00%

=====Branch Details=====

Branch Coverage for instance /\counter_tb#DUT

Line	Item	Count	Source
---	---	-----	-----
File counter.v			
-----IF Branch-----			
21		9993	Count coming in to IF
21	1	533	
23	1	6600	
25	1	1999	
		861	All False Count

Branch totals: 4 hits of 4 branches = 100.00%

-----IF Branch-----			
26		1999	Count coming in to IF
26	1	1014	
28	1	985	

Branch totals: 2 hits of 2 branches = 100.00%

-----IF Branch-----			
32		8640	Count coming in to IF
32	1	548	
32	2	8092	

Branch totals: 2 hits of 2 branches = 100.00%

-----IF Branch-----			
33		8640	Count coming in to IF
33	1	941	
33	2	7699	

Branch totals: 2 hits of 2 branches = 100.00%

Condition Coverage:

Enabled Coverage	Bins	Covered	Misses	Coverage
-----	---	---	---	-----
Conditions	2	2	0	100.00%

```

=====Condition Details=====
Condition Coverage for instance /\counter_tb#DUT --
File counter.v
-----Focused Condition View-----
Line    32 Item    1 (count_out == {4{{1}}})
Condition totals: 1 of 1 input term covered = 100.00%
      Input Term   Covered   Reason for no coverage   Hint
      -----      -----      -----
(count_out == {4{{1}}})          Y
      Rows:   Hits  FEC Target           Non-masking condition(s)
-----  -----
Row  1:       1 (count_out == {4{{1}}})_0  -
Row  2:       1 (count_out == {4{{1}}})_1  -
-----Focused Condition View-----
Line    33 Item    1 (count_out == 0)
Condition totals: 1 of 1 input term covered = 100.00%
      Input Term   Covered   Reason for no coverage   Hint
      -----      -----      -----
(count_out == 0)          Y
      Rows:   Hits  FEC Target           Non-masking condition(s)
-----  -----
Row  1:       1 (count_out == 0)_0  -
Row  2:       1 (count_out == 0)_1  -
Statement Coverage:
Enabled Coverage
-----      Bins      Hits      Misses      Coverage
-----      -----      -----      -----      -----
Statements          7          7          0     100.00%
=====Statement Details=====
Statement Coverage for instance /\counter_tb#DUT --
      Line      Item      Count      Source
      -----      -----      -----
File counter.v
  20          1        9993
  22          1         533
  24          1        6600
  27          1        1014
  29          1         985
  32          1        8641
  33          1        8641
Toggle Coverage:
Enabled Coverage
-----      Bins      Hits      Misses      Coverage
-----      -----      -----      -----      -----
Toggles          30          30          0     100.00%
=====Toggle Details=====
Toggle Coverage for instance /\counter_tb#DUT --
      Node      1H->0L      0L->1H      "Coverage"
      -----      -----      -----      -----
              ce          1          1     100.00
              clk          1          1     100.00
            count_out[3-0]          1          1     100.00
            data_load[0-3]          1          1     100.00
              load_n          1          1     100.00
            max_count          1          1     100.00
              rst_n          1          1     100.00
              up_down          1          1     100.00
              zero          1          1     100.00
Total Node Count      =      15
Toggled Node Count   =      15
Untoggled Node Count =      0
Toggle Coverage      =      100.00% (30 of 30 bins)


Total Coverage By Instance (filtered view): 100.00%

```

Question 3

2) ALSU is a logic unit that can perform logical, arithmetic, and shift operations on input ports •
Input ports A and B have various operations that can take place depending on the value of the
opcode.

- Each input bit except for the clk and rst will be sampled at the rising edge before any processing so a D-FF is expected for each input bit at the design entry.
- The output of the ALSU is registered and is available at the rising edge of the clock.



Inputs

Each input bit except for the clk and rst will have a DFF in front of its port. Any processing will take place from the DFF output.

Invalid cases

1. Opcode bits are set to 110 or 111
2. red_op_A or red_op_B are set to high and the opcode is not OR or XOR operation

Output when invalid cases occurs

1. leds are blinking
2. out bits are set to low

Opcode	Operation
000	OR
001	XOR
010	ADD
011	MULT
100	SHIFT (Shift output by 1 bit)
101	ROTATE (Rotate output by 1 bit)
110	Invalid opcode
111	Invalid opcode

Input	Width	Description
clk	1	Input clock
rst	1	Active high asynchronous reset
A	3	Input port A
B	3	Input port B
cin	1	Carry in bit, only valid to be used if the parameter FULL_ADDER is "ON"
serial_in	1	Serial in bit, used in shift operations only
red_op_A	1	When set to high, this indicates that reduction operation would be executed on A rather than bitwise operations on A and B when the opcode indicates OR and XOR operations.
red_op_B	1	When set to high, this indicates that reduction operation would be executed on B rather than bitwise operations on A and B when the opcode indicates OR and XOR operations.
opcode	3	Opcode has a separate table to describe the different operations executed
bypass_A	1	When set to high, this indicates that port A will be registered to the output ignoring the opcode operation
bypass_B	1	When set to high, this indicates that port B will be registered to the output ignoring the opcode operation
direction	1	The direction of the shift or rotation operation is left when this input is set to high; otherwise, it is right.

Outputs and parameters

Output	Width	Description
leds	16	When an invalid operation occurs, all bits blink (bits turn on and then off with each clock cycle). Blinking serves as a warning; otherwise, if a valid operation occurs, it is set to low.
out	6	Output of the ALSU
Parameter	Default value	Description
INPUT_PRIORITY	A	Priority is given to the port set by this parameter whenever there is a conflict. Conflicts can occur in two scenarios, red_op_A and red_op_B are both set to high or bypass_A and bypass_B are both set to high. Legal values for this parameter are A and B.
FULL_ADDER	ON	When this parameter has value "ON" then cin input must be considered in the addition operation between A and B. Legal values for this parameter are ON and OFF

Opcodes & Handling invalid cases

Testbench:

- You are required to verify the functionality of the ALSU under the default configuration only.

Requirements:

- Create a verification plan document to support your verification planning, an example of the document can be found in the link [here](#). Please copy this document to have your own version and fill the document with your verification requirements.
- Add comments in your testbench and class with the labels taken from your verification plan document for easy tracking of the implementation of constraints.

Create a package that have a user defined enum opcode_e that takes the value of the opcode, you can name the invalid cases INVALID_6 and INVALID_7.

- Create a class in the package to randomize the design inputs under the following constraints.
 - Reset to be asserted with a low probability that you decide.
 - Constraint for adder inputs (A, B) to take the values (MAXPOS, ZERO and MAXNEG) more often than the other values when the ALU is addition or multiplication.
 - In case of ALU opcode OR or XOR and red_op_A is high, constraint the input A most of the time to have one bit high in its 3 bits while constraining the B to be low
 - In case of ALU opcode OR or XOR and red_op_B is high, constraint the input B most of the time to have one bit high in its 3 bits while constraining the A to be low
 - Invalid cases should occur less frequent than the valid cases
 - bypass_A and bypass_B should be disabled most of the time
 - Do not constraint the inputs A or B when the operation is shift or rotate


➤ In your testbench

- Loop to randomize the inputs applying the above constraints
- Check the code coverage report and modify the testbench as necessary to achieve 100% code coverage. Modify over the constraint blocks to reach 100% if necessary.

I. Verification Plan

Label	Description	Stimulus Generation	Functionality Coverage	Functionality Check
Initialization	Set up the testbench environment and initialize signals.	Initialize <code>rst</code> to 1, then to 0 at the negative edge of the clock.	Ensure the testbench initializes properly before running tests.	rst signal transitions and initialization check.
Opcode Randomization	Randomly select values for the opcode from 0 to 5.	<code>opcode</code> is assigned a random value from 0 to 5 during each iteration.	Ensure all opcodes are covered during the test.	Output checked against the golden model after applying random opcode values.
Red Operation A and B Randomization	Randomly select <code>red_op_A</code> and <code>red_op_B</code> values (0 or 1).	<code>red_op_A</code> and <code>red_op_B</code> are randomly set to 0 or 1 in each iteration.	Included in coverage to verify how different <code>red_op_A</code> and <code>red_op_B</code> values affect the output.	Output checked against the golden model.
Bypass Input Randomization	Randomly select values for <code>bypass_A</code> and <code>bypass_B</code> (0 or 1).	<code>bypass_A</code> and <code>bypass_B</code> are randomly assigned values of 0 or 1.	Ensure different bypass configurations are covered.	Output checked against the golden model.
Direction Randomization	Randomly select the direction signal (0 or 1).	<code>direction</code> is randomly set to 0 or 1.	Validate how the direction signal affects the ALU output.	Output checked against the golden model.
Serial Input Randomization	Randomly select the <code>serial_in</code> signal (0 or 1).	<code>serial_in</code> is randomly assigned values of 0 or 1.	Ensure coverage of all serial input conditions.	Output checked against the golden model.
Input Values Randomization	Randomly select values for A and B (0 to 3) and <code>cin</code> (0 or 1).	A and B are assigned random values between 0 and 3, <code>cin</code> is assigned 0 or 1.	Validate functional coverage of various input values.	Output checked against the golden model.
Golden Model Check	Compare output against the expected values from the golden model.	Apply randomized inputs and compare <code>out</code> and <code>leds</code> to <code>out_expected</code> and <code>leds_expected</code> .	Included in coverage to validate correctness of the DUT implementation.	Errors and correct counts are displayed based on comparison with expected outputs.

II. RTL Design



```

1 module ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, clk, rst, direction, leds, out);
2 parameter INPUT_PRIORITY = "A";
3 parameter FULL_ADDER = "ON";
4 input clk, rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
5 input [2:0] opcode;
6 input signed [2:0] A, B;
7 output reg [15:0] leds;
8 output reg signed [5:0] out;
9
10 reg cin_reg, red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
11 reg [2:0] opcode_reg, A_reg, B_reg;
12
13 wire invalid_red_op, invalid_opcode, invalid;
14
15 //Invalid handling
16 assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
17 assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
18 assign invalid = invalid_red_op | invalid_opcode;
19
20 //Registering input signals
21 always @ (posedge clk or posedge rst) begin
22   if(rst) begin
23     cin_reg <= 0;
24     red_op_B_reg <= 0;
25     red_op_A_reg <= 0;
26     bypass_B_reg <= 0;
27     bypass_A_reg <= 0;
28     direction_reg <= 0;
29     serial_in_reg <= 0;
30     opcode_reg <= 0;
31     A_reg <= 0;
32     B_reg <= 0;
33   end else begin
34     cin_reg <= cin;
35     red_op_B_reg <= red_op_B;
36     red_op_A_reg <= red_op_A;
37     bypass_B_reg <= bypass_B;

```

```

1  bypass_A_reg <= bypass_A;
2  direction_reg <= direction;
3  serial_in_reg <= serial_in;
4  opcode_reg <= opcode;
5  A_reg <= A;
6  B_reg <= B;
7  end
8 end
9
10 //leds output blinking
11 always @(posedge clk or posedge rst) begin
12   if(rst) begin
13     leds <= 0;
14   end else begin
15     if (invalid)
16       leds <= ~leds;
17     else
18       leds <= 0;
19   end
20 end
21
22 //ALSU output processing
23 always @(posedge clk or posedge rst) begin
24   if(rst) begin
25     out <= 0;
26   end
27   else begin
28     if (invalid)
29       out <= 0;
30     else if (bypass_A_reg && bypass_B_reg)
31       out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;
32     else if (bypass_A_reg)
33       out <= A_reg;
34     else if (bypass_B_reg)
35       out <= B_reg;
36     else begin
37       case (opcode)

```

```

1  3'h0: begin
2    if (red_op_A_reg && red_op_B_reg)
3      out <= (INPUT_PRIORITY == "A") ? |A_reg : |B_reg;
4    else if (red_op_A_reg)
5      out <= |A_reg;
6    else if (red_op_B_reg)
7      out <= |B_reg;
8    else
9      out <= A_reg | B_reg;
10 end
11 3'h1: begin
12    if (red_op_A_reg && red_op_B_reg)
13      out <= (INPUT_PRIORITY == "A") ? ^A_reg : ^B_reg;
14    else if (red_op_A_reg)
15      out <= ^A_reg;
16    else if (red_op_B_reg)
17      out <= ^B_reg;
18    else
19      out <= A_reg ^ B_reg;
20 end
21 3'h2: begin
22    if (FULL_ADDER == "ON")
23      out <= A_reg + B_reg + cin_reg;
24    else out <= A_reg + B_reg;
25 end
26 3'h3: out <= A_reg * B_reg;
27 3'h4: begin
28    if (direction_reg)
29      out <= {out[4:0], serial_in_reg};
30    else
31      out <= {serial_in_reg, out[5:1]};
32 end
33 3'h5: begin
34    if (direction_reg)
35      out <= {out[4:0], out[5]};
36    else
37      out <= {out[0], out[5:1]};
38 end
39   default : out <= 0;
40
41 endcase
42 end
43 end
44 end
45
46 endmodule

```

III. Golden Model

```
 1 module ALSU_GM(A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, clk, rst, direction, leds_expected, out_expected);
 2 input clk, rst, cin, red_op_A, red_op_B, opcode, bypass_A, bypass_B, clk, rst, direction, serial_in;
 3 input [2: 0] opcode;
 4 input signed [2: 0] A, B;
 5 output reg [15: 0] leds_expected;
 6 output reg signed [5: 0] out_expected;
 7 reg cin_reg, red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
 8 reg [2: 0] opcode_reg, A_reg,B_reg;
 9 wire invalid_red_op, invalid_opcode, invalid;
10 assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
11 assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
12 assign invalid = invalid_red_op | invalid_opcode;
13 always @(posedge clk or posedge rst) begin
14 if(rst) begin
15   cin_reg <= 0;
16   red_op_B_reg <= 0;
17   red_op_A_reg <= 0;
18   bypass_B_reg <= 0;
19   bypass_A_reg <= 0;
20   direction_reg <= 0;
21   serial_in_reg <= 0;
22   opcode_reg <= 0;
23   A_reg <= 0;
24   B_reg <= 0;
25 end else begin
26   cin_reg <= cin;
27   red_op_B_reg <= red_op_B;
28   red_op_A_reg <= red_op_A;
29   bypass_B_reg <= bypass_B;
30   bypass_A_reg <= bypass_A;
31   direction_reg <= direction;
32   serial_in_reg <= serial_in;
33   opcode_reg <= opcode;
34   A_reg <= A;
35   B_reg <= B;
36 end
37 end
38 always @(posedge clk or posedge rst) begin
39 if(rst) begin
40   leds_expected <= 0;
41 end else begin
42   if (invalid)
43     leds_expected <= ~leds_expected;
44   else
45     leds_expected <= 0;
46 end
47 end
48 always @(posedge clk or posedge rst) begin
49 if(rst) begin
```



```
1  out_expected <= 0;
2  end
3  else begin
4    if (invalid)
5      out_expected <= 0;
6    else if (bypass_A_reg && bypass_B_reg)
7      out_expected <= A_reg ;
8    else if (bypass_A_reg)
9      out_expected <= A_reg ;
10   else if (bypass_B_reg)
11     out_expected <= B_reg ;
12   else begin
13     case (opcode)
14       3'h0:
15         if (red_op_A_reg && red_op_B_reg)
16           out_expected = |A_reg;
17         else if (red_op_A_reg)
18           out_expected <= |A_reg;
19         else if (red_op_B_reg)
20           out_expected <= |B_reg;
21         else
22           out_expected <= A_reg | B_reg;
23       3'h1:
24         if (red_op_A_reg && red_op_B_reg)
25           out_expected <= ^A_reg;
26         else if (red_op_A_reg)
27           out_expected <= ^A_reg;
28         else if (red_op_B_reg)
29           out_expected <= ^B_reg;
30         else
31           out_expected <= A_reg ^ B_reg;
32       3'h2: out_expected <= A_reg + B_reg + cin_reg ;
33       3'h3: out_expected <= A_reg * B_reg;
34       3'h4:
35         if (direction_reg)
36           out_expected <= {out_expected[4: 0], serial_in_reg};
37         else
38           out_expected <= {serial_in_reg, out_expected[5: 1]};
39       3'h5:
40         if (direction_reg)
41           out_expected <= {out_expected[4: 0], out_expected[5]};
42         else
43           out_expected <= {out_expected[0], out_expected[5: 1]};
44       default: out_expected <= 0 ;
45     endcase
46   end
47 end
48 end
49 endmodule
```

IV. Package

```
1 package pck;
2 typedef enum bit [2: 0] {OR, XOR, ADD, MULT, SHIFT,ROTATE,INVALID_6,INVALID_7} opcode_e ;
3 localparam MAXPOS = 3 ;
4 localparam MAXNEG = -4 ;
5 localparam ZERO = 0 ;
6 class Z;
7 rand bit rst_c , red_op_A_c , red_op_B_c , cin_c , serial_in_c , direction_c , bypass_A_c , bypass_B_c ;
8 rand bit signed [2: 0] A_c , B_c ;
9 rand opcode_e opcode_c;
10 constraint c_RST {rst_c dist {0:/90 , 1:/10};}
11 constraint c_input_A {
12     if (opcode_c == ADD || opcode_c == MULT) {
13         A_c dist {
14             MAXPOS / 25,
15             MAXNEG / 25,
16             ZERO / 25,
17             {3'b001, 3'b010, 3'b101, 3'b110, 3'b111} / 25
18         };} else if ((opcode_c == OR || opcode_c == XOR) && red_op_A_c == 1) {B_c == 0;
19         A_c dist {
20             {3'b001, 3'b010, 3'b100} := 80,
21             {3'b000, 3'b011, 3'b101, 3'b110, 3'b111} := 20
22         };} else {
23         A_c inside {[MAXNEG: MAXPOS]};}}
24 constraint c_input_B {
25     if (opcode_c == ADD || opcode_c == MULT) {
26         B_c dist {
27             MAXPOS / 25,
28             MAXNEG / 25,
29             ZERO / 25,
30             {3'b001, 3'b010, 3'b101, 3'b110, 3'b111} / 25};
31     } else if ((opcode_c == OR || opcode_c == XOR) && red_op_A_c == 1) {
32         A_c == 0;
33         B_c dist {
34             {3'b001, 3'b010, 3'b100} := 80,
35             {3'b000, 3'b011, 3'b101, 3'b110, 3'b111} := 20 };
36         else {B_c inside {[MAXNEG: MAXPOS]}; }}
37     constraint c_opcode { opcode_c dist { [0: 5]:/90 ,[6: 7]:/10 }; };
38     constraint c_bypass_signals {bypass_A_c dist { 0:/90 , 1:/10 };bypass_B_c dist { 0:/90 , 1:/10 };};
39 // Additional constraints to ensure all branches are covered
40     constraint all_branches {
41         // Test all combinations for bypass signals and red_op signals
42         if (opcode_c == ADD || opcode_c == MULT) {
43             red_op_A_c dist {0:/50, 1:/50};
44             red_op_B_c dist {0:/50, 1:/50};
45         // For OR and XOR operations
46         if (opcode_c == OR || opcode_c == XOR) {
47             // Test if red_op_A_c is true
48             if (red_op_A_c == 1) {
49                 A_c dist { {3'b001, 3'b010, 3'b100} := 80, {3'b000, 3'b011, 3'b101, 3'b110, 3'b111} := 20 };B_c == 0;};
50             // Test if red_op_B_c is true
51             if (red_op_B_c == 1) {B_c dist { {3'b001, 3'b010, 3'b100} := 80, {3'b000, 3'b011, 3'b101, 3'b110, 3'b111} := 20 }; A_c == 0;}}}
52     endclass
53 endpackage
54
```

V. Test Bench

```
● ● ●
1 import pck::*;
2 module ALSU_TB;
3 //PARAMETER
4 parameter INPUT_PRIORITY = "A";
5 parameter FULL_ADDER = "ON";
6 // inputs/outputs declaration
7 logic clk, rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
8 logic [2: 0] opcode;
9 logic signed [2: 0] A,B;
10 logic [15: 0] leds;
11 logic signed [5: 0] out;
12 logic signed [5: 0] out_expected;
13 logic [15: 0] leds_expected;
14 //COUNTER
15 integer error_count;
16 integer correct_count;
17 //CLOCK GENERATION
18 initial begin
19   clk=0;
20   forever
21     #25 clk=~clk;
22 end
23 Z obj; // create object from the class
24 ALSU #(INPUT_PRIORITY(INPUT_PRIORITY), . FULL_ADDER(FULL_ADDER)) DUT_Design(.*) ; //INSTANTIATION
25 ALSU_GM DUTG(.*) ;
26 // Main program block
27 initial begin
28   obj = new();
29   error_count = 0 ;
30   correct_count = 0 ;
31 // Initialize inputs
32   rst = 1;
33   @(negedge clk);
34   rst = 0;
35 repeat(10000) begin
36   // Randomly select values for inputs
37   opcode = $random % 6; // Randomly select an opcode from 0 to 5
38   red_op_A = $random % 2; // Randomly select red_op_A (0 or 1)
39   red_op_B = $random % 2; // Randomly select red_op_B (0 or 1)
40   bypass_A = $random % 2; // Randomly select bypass_A (0 or 1)
41   bypass_B = $random % 2; // Randomly select bypass_B (0 or 1)
42   direction = $random % 2; // Randomly select direction (0 or 1)
43   serial_in = $random % 2; // Randomly select serial_in (0 or 1)
44   A = $random % 4; // Random value for A (0 to 3)
45   B = $random % 4; // Random value for B (0 to 3)
46   cin = $random % 2; // Random value for cin (0 or 1)
```



```
1      // Apply values and check outputs
2      @(negedge clk);
3      assert(obj.randomize());
4      rst = obj.rst_c;
5      cin = obj.cin_c;
6      red_op_A = obj.red_op_A_c;
7      red_op_B = obj.red_op_B_c;
8      bypass_A = obj.bypass_A_c;
9      bypass_B = obj.bypass_B_c;
10     direction = obj.direction_c;
11     serial_in = obj.serial_in_c;
12     opcode = obj.opcode_c;
13     A = obj.A_c;
14     B = obj.B_c;
15     golden_model();
16
17    end
18    // Display results
19    $display("Correct count =
20 , Errstopcount =
21 ", correct_count, error_count);
22 //task golden
23 task golden_model();
24     @(negedge clk);
25     if(out !== out_expected && leds !== leds_expected) begin
26         $display("incorrect result!!");
27         error_count++;
28     end
29     else
30         correct_count++;
31     endtask
32 endmodule
33
```


VI. Counters

```
correct counter = 10000 , error counter = 0
```

VII. Do File

```
1 vlib work
2 vlog ALSU.v ALSU_GM.svh ALSU_TB.svh +cover -covercells
3 vsim -voptargs=+acc work.ALSU_TB -cover
4 add wave *
5 coverage save ALSU_TB.ucdb -onexit -du work.ALSU
6 run -all
```

VIII. Waveform



IX. Coverage Report

```
Coverage Report by instance with details
=====
== Instance: /\ALSU_TB#DUT.Design
== Design Unit: work.ALSU
=====
Branch Coverage:
  Enabled Coverage      Bins      Hits     Misses   Coverage
  -----      -----      -----      -----
  Branches          32        32         0    100.00%
=====
=====Branch Details=====
Branch Coverage for instance /\ALSU_TB#DUT.Design
  Line      Item      Count      Source
  -----      -----
  File ALSU.v
  -----IF Branch-----
  22          1          20955      Count coming in to IF
  22          1          3077
  33          1          17878
Branch totals: 2 hits of 2 branches = 100.00%
  -----IF Branch-----
  49          1          20955      Count coming in to IF
  49          1          3077
  51          1          17878
Branch totals: 2 hits of 2 branches = 100.00%
  -----IF Branch-----
  52          1          17878      Count coming in to IF
  52          1          9705
  54          1          8173
Branch totals: 2 hits of 2 branches = 100.00%
  -----IF Branch-----
  61          1          20802      Count coming in to IF
  61          1          2926
  64          1          17876
Branch totals: 2 hits of 2 branches = 100.00%
  -----IF Branch-----
  65          1          17876      Count coming in to IF
  65          1          9705
  67          1          804
  69          1          1179
  71          1          1143
  73          1          5045
Branch totals: 5 hits of 5 branches = 100.00%
  -----CASE Branch-----
  74          1          5045      Count coming in to CASE
  75          1          822
  85          1          542
  95          1          521
  100         1          820
  101         1          803
  107         1          820
  113         1          717
Branch totals: 7 hits of 7 branches = 100.00%
  -----IF Branch-----
  76          1          822      Count coming in to IF
  76          1          18
  78          1          13
  80          1          20
  82          1          771
Branch totals: 4 hits of 4 branches = 100.00%
  -----IF Branch-----
  86          1          542      Count coming in to IF
  86          1          16
  88          1          16
  90          1          20
  92          1          490
Branch totals: 4 hits of 4 branches = 100.00%
```

```

-----IF Branch-----
 102                      803      Count coming in to IF
 102          1              324
 104          1              479
Branch totals: 2 hits of 2 branches = 100.00%
-----IF Branch-----
 108                      820      Count coming in to IF
 108          1              342
 110          1              478
Branch totals: 2 hits of 2 branches = 100.00%

Condition Coverage:
  Enabled Coverage           Bins   Covered   Misses   Coverage
  -----                   ---     ---       ---       ---
  Conditions                6       6         0    100.00%
-----Condition Details-----
Condition Coverage for instance /\ALSU_TB#DUT_Design --
| File ALSU.v
-----Focused Condition View-----
Line    67 Item    1 (bypass_A_reg && bypass_B_reg)
Condition totals: 2 of 2 input terms covered = 100.00%
  Input Term   Covered   Reason for no coverage   Hint
  -----        ---       ---                         ---
  bypass_A_reg    Y
  bypass_B_reg    Y
  Rows:       Hits   FEC Target           Non-masking condition(s)
  -----        ---       ---                         ---
  Row 1:       1   bypass_A_reg_0          -
  Row 2:       1   bypass_A_reg_1          bypass_B_reg
  Row 3:       1   bypass_B_reg_0          bypass_A_reg
  Row 4:       1   bypass_B_reg_1          bypass_A_reg
-----Focused Condition View-----
Line    76 Item    1 (red_op_A_reg && red_op_B_reg)
Condition totals: 2 of 2 input terms covered = 100.00%
  Input Term   Covered   Reason for no coverage   Hint
  -----        ---       ---                         ---
  red_op_A_reg   Y
  red_op_B_reg   Y
  Rows:       Hits   FEC Target           Non-masking condition(s)
  -----        ---       ---                         ---
  Row 1:       1   red_op_A_reg_0          -
  Row 2:       1   red_op_A_reg_1          red_op_B_reg
  Row 3:       1   red_op_B_reg_0          red_op_A_reg
  Row 4:       1   red_op_B_reg_1          red_op_A_reg
-----Focused Condition View-----
Line    86 Item    1 (red_op_A_reg && red_op_B_reg)
Condition totals: 2 of 2 input terms covered = 100.00%
  Input Term   Covered   Reason for no coverage   Hint
  -----        ---       ---                         ---
  red_op_A_reg   Y
  red_op_B_reg   Y
  Rows:       Hits   FEC Target           Non-masking condition(s)
  -----        ---       ---                         ---
  Row 1:       1   red_op_A_reg_0          -
  Row 2:       1   red_op_A_reg_1          red_op_B_reg
  Row 3:       1   red_op_B_reg_0          red_op_A_reg
  Row 4:       1   red_op_B_reg_1          red_op_A_reg
-----Expression Coverage-----
  Enabled Coverage           Bins   Covered   Misses   Coverage
  -----                   ---     ---       ---       ---
  Expressions                 8       8         0    100.00%

```

====Expression Details=====

Expression Coverage for instance /\ALSU_TB#DUT_Design --

File ALSU.v

-----Focused Expression View-----

Line 16 Item 1 ((red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]))
Expression totals: 4 of 4 input terms covered = 100.00%

Input Term	Covered	Reason for no coverage	Hint
------------	---------	------------------------	------

red_op_A_reg	Y		
red_op_B_reg	Y		
opcode_reg[1]	Y		
opcode_reg[2]	Y		

Rows:	Hits	FEC Target
-------	------	------------

Non-masking condition(s)

Row 1:	1	red_op_A_reg_0	((opcode_reg[1] opcode_reg[2]) && ~red_op_B_reg)
Row 2:	1	red_op_A_reg_1	((opcode_reg[1] opcode_reg[2]) && ~red_op_B_reg)
Row 3:	1	red_op_B_reg_0	((opcode_reg[1] opcode_reg[2]) && ~red_op_A_reg)
Row 4:	1	red_op_B_reg_1	((opcode_reg[1] opcode_reg[2]) && ~red_op_A_reg)
Row 5:	1	opcode_reg[1]_0	((red_op_A_reg red_op_B_reg) && ~opcode_reg[2])
Row 6:	1	opcode_reg[1]_1	((red_op_A_reg red_op_B_reg) && ~opcode_reg[2])
Row 7:	1	opcode_reg[2]_0	((red_op_A_reg red_op_B_reg) && ~opcode_reg[1])
Row 8:	1	opcode_reg[2]_1	((red_op_A_reg red_op_B_reg) && ~opcode_reg[1])

-----Focused Expression View-----

Line 17 Item 1 (opcode_reg[1] & opcode_reg[2])
Expression totals: 2 of 2 input terms covered = 100.00%

Input Term	Covered	Reason for no coverage	Hint
------------	---------	------------------------	------

opcode_reg[1]	Y		
opcode_reg[2]	Y		

Rows:	Hits	FEC Target
-------	------	------------

Non-masking condition(s)

Row 1:	1	opcode_reg[1]_0	opcode_reg[2]
Row 2:	1	opcode_reg[1]_1	opcode_reg[2]
Row 3:	1	opcode_reg[2]_0	opcode_reg[1]
Row 4:	1	opcode_reg[2]_1	opcode_reg[1]

-----Focused Expression View-----

Line 18 Item 1 (invalid_red_op | invalid_opcode)
Expression totals: 2 of 2 input terms covered = 100.00%

Input Term	Covered	Reason for no coverage	Hint
------------	---------	------------------------	------

invalid_red_op	Y		
invalid_opcode	Y		

Rows:	Hits	FEC Target
-------	------	------------

Non-masking condition(s)

Row 1:	1	invalid_red_op_0	~invalid_opcode
Row 2:	1	invalid_red_op_1	~invalid_opcode
Row 3:	1	invalid_opcode_0	~invalid_red_op
Row 4:	1	invalid_opcode_1	~invalid_red_op

Statement Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
-----	----	---	---	-----
Statements	49	49	0	100.00%

====Statement Details=====

=====Statement Details=====

Statement Coverage for instance /\ALSU_TB#DUT_Design --

Line	Item	Count	Source
---	---	-----	-----
File ALSU.v			
16	1	18117	
17	1	16234	
18	1	11528	
21	1	20955	
23	1	3077	
24	1	3077	
25	1	3077	
26	1	3077	
27	1	3077	
28	1	3077	
29	1	3077	
30	1	3077	
31	1	3077	
32	1	3077	
34	1	17878	
35	1	17878	
36	1	17878	
37	1	17878	
38	1	17878	
39	1	17878	
40	1	17878	
41	1	17878	
42	1	17878	
43	1	17878	
48	1	20955	
50	1	3077	
53	1	9705	
55	1	8173	
60	1	20802	
62	1	2926	
66	1	9705	
68	1	804	
70	1	1179	
72	1	1143	
77	1	18	
79	1	13	
81	1	20	
83	1	771	
87	1	16	
89	1	16	
91	1	20	
93	1	490	
97	1	521	
100	1	820	
103	1	324	
105	1	479	
109	1	342	
111	1	478	
113	1	717	
Toggle Coverage:			
Enabled Coverage		Bins	Hits
-----		-----	-----
Toggles		118	118
			0
			100.00%

=====Toggle Details=====

Toggle Coverage for instance /\ALSU_TB#DUT_Design --

Node	1H->0L	0L->1H	"Coverage"
A[0-2]	1	1	100.00
A_reg[2-0]	1	1	100.00
B[0-2]	1	1	100.00
B_reg[2-0]	1	1	100.00
bypass_A	1	1	100.00
bypass_A_reg	1	1	100.00
bypass_B	1	1	100.00
bypass_B_reg	1	1	100.00
cin	1	1	100.00
cin_reg	1	1	100.00
clk	1	1	100.00
direction	1	1	100.00
direction_reg	1	1	100.00
invalid	1	1	100.00
invalid_opcode	1	1	100.00
invalid_red_op	1	1	100.00
leds[15-0]	1	1	100.00
opcode[0-2]	1	1	100.00
opcode_reg[2-0]	1	1	100.00
out[5-0]	1	1	100.00
red_op_A	1	1	100.00
red_op_A_reg	1	1	100.00
red_op_B	1	1	100.00
red_op_B_reg	1	1	100.00
rst	1	1	100.00
serial_in	1	1	100.00
serial_in_reg	1	1	100.00

Total Node Count = 59

Toggled Node Count = 59

Untoggled Node Count = 0

Toggle Coverage = 100.00% (118 of 118 bins)

Total Coverage By Instance (filtered view): 100.00%