

MARIAM MOHAMED MARZOUK

# ASSIGNMENT\_2\_Extended

# Question 1

1)

Write the SystemVerilog code to:

1. Declare a 2-state array, my\_array, that holds four 12-bit values
2. initialize my\_array in initial block so that:
  - my\_array[0] = 12'h012
  - my\_array[1] = 12'h345
  - my\_array[2] = 12'h678
  - my\_array[3] = 12'h9AB
3. Traverse my\_array and print out bits [5:4] of each 12-bit element
  - Using a for loop
  - Using a foreach loop

## I. RTL Design

```
1 module my_array;
2
3     // Declare a 2-state array holding four 12-bit values
4     logic [11:0] my_array[0:3];
5
6     initial begin
7         // Initialize the array with specified values
8         my_array[0] = 12'h012;    // 0000 0001 0010
9         my_array[1] = 12'h345;    // 0011 0100 0101
10        my_array[2] = 12'h678;   // 0110 0111 1000
11        my_array[3] = 12'h9AB;   // 1001 1010 1011
12
13        // Traverse my_array using a for loop and print bits [5:4]
14        $display("Using for loop:");
15        for (int i = 0; i < 4; i++) begin
16            $display("my_array[
17                ][5:4] =%h", i, my_array[i][5:4]);
18
19        // Traverse my_array using a foreach loop and print bits [5:4]
20        $display("Using foreach loop:");
21        foreach (my_array[i]) begin
22            $display("my_array[
23                ][5:4] =%h", i, my_array[i][5:4]);
24        end
25
26    endmodule
27
```

## II. Print

```
# Using for loop:
# my_array[0][5:4] = 01
# my_array[1][5:4] = 00
# my_array[2][5:4] = 11
# my_array[3][5:4] = 10
# Using foreach loop:
# my_array[0][5:4] = 01
# my_array[1][5:4] = 00
# my_array[2][5:4] = 11
# my_array[3][5:4] = 10
```

# Question 2

2) We will test the same ALU given in assignment 1 but using randomization and typedef enum.

Follow the following steps:

- Create a package in a file that has the following
  - typedef enum for the opcode
  - Create a class to randomize all ALU inputs
    - Constraint the reset to be low most of the time
    - Use the typedef enum to declare the opcode variable of the class
- Create another file that has the testbench module
  - Import the above package
  - Use the typedef enum for the opcode variable
  - Your testbench will use constrained randomization to drive the stimulus inside of a repeat block
  - Make the testbench self-checking using a check\_result task
  - Monitor the output to display errors if occurred
  - Use a do file to run the testbench
  - Generate a code coverage report (100% design code coverage is expected. Less than 100% must be justified.)

## I. RTL Design

```
1  module ALU (
2      input  clk,
3      input  reset,
4      input  [1:0] Opcode,    // The opcode
5      input  signed [3:0] A, // Input data A in 2's complement
6      input  signed [3:0] B, // Input data B in 2's complement
7      output reg signed [4:0] C // ALU output in 2's complement
8  );
9
10
10     reg signed [4:0]      Alu_out; // ALU output in 2's complement
11
12
12     localparam          Add      = 2'b00; // A + B
13     localparam          Sub      = 2'b01; // A - B
14     localparam          Not_A    = 2'b10; // ~A
15     localparam          ReductionOR_B = 2'b11; // |B
16
16     // Do the operation
17     always @* begin
18         case (Opcode)
19             Add:           Alu_out = A + B;
20             Sub:           Alu_out = A - B;
21             Not_A:        Alu_out =~A;
22             ReductionOR_B: Alu_out = |B;
23             default:      Alu_out = 5'b0;
24         endcase
25     end // always @ *
26
26     // Register output C
27     always @(posedge clk or posedge reset) begin
28         if (reset)
29             C <= 5'b0;
30         else
31             C<= Alu_out;
32     end
33 endmodule
34
```

## II. Package

```
1 package pck;
2
3 typedef enum logic [1:0] {Add , Sub ,Not_A , ReductionOR_B} opcode_e;
4 class M;
5 rand bit signed [3: 0] a , b;
6 rand opcode_e opcode;
7 rand bit rst;
8 constraint c_RST {rst dist{0 :/ 90, 1 :/ 10};}
9 constraint c_input {
10     a dist {[ -8:-1] :/ 40, [0:7] :/ 60};
11     b dist {[ -8:-1] :/ 40, [0:7] :/ 60}; }
12
13 endclass
14
15 endpackage
```


### III. Test Bench

```
1 import pck::*;
2 module ALU_TB;
3 // input and output declaration
4 logic clk, reset;
5 opcode_e Opcode;
6 logic signed [3: 0] A , B;
7 logic signed [4: 0] C;
8 // creation of object from class
9 M obj;
10 //Module Instantiation
11 ALU DUT(.*);
12 // clock declaration
13 initial begin
14 clk = 0;
15 forever
16 #1 clk = ~clk; // clock period = 2 ns
17 end
18 initial begin
19 // Check the Default Operation Where there is No Opcode & enum of time Logic x
20 A = $random;
21 B = $random;
22 Check_result();
23 obj = new();
24 repeat (50) begin
25 @ (negedge clk);
26 assert(obj.randomize());
27 A = obj.a;
28 B = obj.b;
29 Opcode = obj.opcode;
30 reset = obj.rst;
31 Check_result();
32 $display("%0t: For Inputs A = %0d, B = %0d,Opcode = %0b,rst = %0b,Output C = %0d",$time, A, B,Opcode, reset, C);
33 end
34 $stop;
35 end
36 task Check_result();
37 logic signed [4: 0] C_expected;
38 @(negedge clk);
39 if(reset)
40 C_expected = 0 ;
41 else begin
42 case(Opcode)
43 Add: C_expected = A + B;
44 Sub: C_expected = A - B;
45 Not_A: C_expected = ~A;
46 ReductionOR_B: C_expected = |B;
47 default: C_expected = 0 ;
48 endcase
49 end
50 if(C !== C_expected) begin
51 $display("ALU Design is Not Working");
52 $stop;
53 end
54 endtask
55 endmodule
```

## IV. Do file

```
vlib work
vlog ALU.v pck.svh ALU_TB.svh +cover -covercells
vsim -voptargs=+acc work.ALU_TB -cover
add wave *
coverage save ALU_TB.ucdb -onexit -du work.ALU
run -all
```

## V. Waveform



## VI. Print

```
# 6: For Inputs A = 0, B = 0,Opcode = 11,rst = 0,Output C = 0
# 10: For Inputs A = -3, B = -6,Opcode = 1,rst = 0,Output C = 3
# 14: For Inputs A = 1, B = 6,Opcode = 11,rst = 0,Output C = 1
# 18: For Inputs A = 1, B = 2,Opcode = 11,rst = 0,Output C = 1
# 22: For Inputs A = 1, B = 3,Opcode = 1,rst = 0,Output C = -2
# 26: For Inputs A = 5, B = 5,Opcode = 1,rst = 0,Output C = 0
# 30: For Inputs A = -6, B = -6,Opcode = 1,rst = 0,Output C = 0
# 34: For Inputs A = -4, B = 7,Opcode = 10,rst = 0,Output C = 3
# 38: For Inputs A = -7, B = -4,Opcode = 1,rst = 0,Output C = -3
# 42: For Inputs A = 6, B = -6,Opcode = 1,rst = 0,Output C = 12
# 46: For Inputs A = 2, B = -6,Opcode = 0,rst = 0,Output C = -4
# 50: For Inputs A = 1, B = 0,Opcode = 10,rst = 0,Output C = -2
# 54: For Inputs A = 6, B = -4,Opcode = 0,rst = 0,Output C = 2
# 58: For Inputs A = -8, B = 6,Opcode = 0,rst = 0,Output C = -2
# 62: For Inputs A = -1, B = -1,Opcode = 11,rst = 0,Output C = 1
# 66: For Inputs A = 7, B = 5,Opcode = 1,rst = 0,Output C = 2
# 70: For Inputs A = -5, B = 0,Opcode = 1,rst = 0,Output C = -5
# 74: For Inputs A = -6, B = 4,Opcode = 1,rst = 0,Output C = -10
# 78: For Inputs A = 1, B = -5,Opcode = 0,rst = 0,Output C = -4
# 82: For Inputs A = 1, B = -1,Opcode = 11,rst = 0,Output C = 1
# 86: For Inputs A = -5, B = 3,Opcode = 11,rst = 1,Output C = 0
# 90: For Inputs A = 0, B = -2,Opcode = 11,rst = 0,Output C = 1
# 94: For Inputs A = -7, B = -4,Opcode = 11,rst = 0,Output C = 1
# 98: For Inputs A = 7, B = 1,Opcode = 1,rst = 0,Output C = 6
# 102: For Inputs A = 3, B = -6,Opcode = 0,rst = 0,Output C = -3
# 106: For Inputs A = 2, B = 1,Opcode = 10,rst = 0,Output C = -3
# 110: For Inputs A = 1, B = 0,Opcode = 0,rst = 0,Output C = 1
# 114: For Inputs A = -2, B = -4,Opcode = 1,rst = 0,Output C = 2
# 118: For Inputs A = 5, B = -6,Opcode = 10,rst = 0,Output C = -6
# 122: For Inputs A = -4, B = 6,Opcode = 0,rst = 0,Output C = 2
# 126: For Inputs A = 3, B = 3,Opcode = 1,rst = 0,Output C = 0
# 130: For Inputs A = -7, B = 3,Opcode = 1,rst = 0,Output C = -10
# 134: For Inputs A = -5, B = 3,Opcode = 10,rst = 0,Output C = 4
# 138: For Inputs A = 5, B = -1,Opcode = 0,rst = 1,Output C = 0
# 142: For Inputs A = 5, B = -7,Opcode = 10,rst = 0,Output C = -6
# 146: For Inputs A = -3, B = -2,Opcode = 10,rst = 0,Output C = 2
# 150: For Inputs A = -8, B = -1,Opcode = 1,rst = 0,Output C = -7
# 154: For Inputs A = 6, B = 0,Opcode = 10,rst = 1,Output C = 0
# 158: For Inputs A = 6, B = 0,Opcode = 1,rst = 0,Output C = 6
# 162: For Inputs A = 7, B = -8,Opcode = 0,rst = 0,Output C = -1
# 166: For Inputs A = 6, B = 3,Opcode = 1,rst = 0,Output C = 3
# 170: For Inputs A = 2, B = -7,Opcode = 0,rst = 0,Output C = -5
# 174: For Inputs A = 1, B = -2,Opcode = 11,rst = 0,Output C = 1
# 178: For Inputs A = 2, B = 4,Opcode = 1,rst = 0,Output C = -2
# 182: For Inputs A = 4, B = -4,Opcode = 0,rst = 0,Output C = 0
# 186: For Inputs A = -4, B = -5,Opcode = 0,rst = 0,Output C = -9
```

```

190: For Inputs A = 5, B = -5,Opcode = 1,rst = 0,Output C = 10
194: For Inputs A = -1, B = -3,Opcode = 1,rst = 0,Output C = 2
198: For Inputs A = -3, B = 5,Opcode = 0,rst = 0,Output C = 2
202: For Inputs A = -4, B = 0,Opcode = 1,rst = 0,Output C = -4

```

## VII. Coverage Report

```

Branch Coverage:
Enabled Coverage          Bins   Hits   Misses  Coverage
-----  -----  -----  -----
Branches                  7      7      0    100.00%
=====Branch Details=====
Branch Coverage for instance /\ALU_TB#DUT
Line       Item           Count   Source
-----  -----
File ALU.v
-----CASE Branch-----
18                      51    Count coming in to CASE
19                      10
20                      8
21                      14
22                      18
23                      1
Branch totals: 5 hits of 5 branches = 100.00%
-----IF Branch-----
28                      91    Count coming in to IF
28                      6
30                      85
Branch totals: 2 hits of 2 branches = 100.00%
Statement Coverage:
Enabled Coverage          Bins   Hits   Misses  Coverage
-----  -----  -----  -----
Statements                9      9      0    100.00%
=====Statement Details=====
Statement Coverage for instance /\ALU_TB#DUT --
Line       Item           Count   Source
-----  -----
File ALU.v
17                      1
19                      1
20                      1
21                      1
22                      1
23                      1
27                      1
29                      1
31                      1
Toggle Coverage:
Enabled Coverage          Bins   Hits   Misses  Coverage
-----  -----  -----  -----
Toggles                  44      44      0    100.00%
=====Toggle Details=====
Toggle Coverage for instance /\ALU_TB#DUT --
          Node     1H->0L     0L->1H      "Coverage"
-----  -----
A[0-3]                   1      1      100.00
Alu_out[4-0]              1      1      100.00
B[0-3]                   1      1      100.00
C[4-0]                   1      1      100.00
Opcode[0-1]               1      1      100.00
clk                      1      1      100.00
reset                    1      1      100.00
Total Node Count      =      22
Toggled Node Count     =      22
Untoggled Node Count   =      0
Toggle Coverage        =      100.00% (44 of 44 bins)
Total Coverage By Instance (filtered view): 100.00%


```

# Question 3

3) Verify the functionality of the following Moore FSM that detects "010" non-overlapped pattern.

**Ports:**

Name	Type	Size	Description
x			Input sequence
clk	Input	1 bit	Clock
rst			Active high asynchronous reset
Y		1 bit	Output that is HIGH when the sequence 010 is detected
count	Output	10 bits	Outputs the number of time the pattern was detected



**Requirements:**

1. Create a package with a typedef enum for the states named state\_e
2. Create a class inside of the package named fsm\_transaction
  1. Variables
    - o x, rst, y\_exp (1 bit)
    - o user\_count\_exp (10 bits)
  2. Constraint the reset to be deactivated most of the time
  3. Constraint the x to have value '0' 67% of the time
2. In your testbench, import the package and randomize the object created from the above class, use any of the methods below to self-check the output
  - a. Method 1 of self checking is creating a golden model (Verilog module) and instantiate it to make your testbench self-checking

## I. RTL Design

```
1 module FSM(clk, rst, x, y, users_count);
2     parameter IDLE  = 2'b00;
3     parameter ZERO  = 2'b01;
4     parameter ONE   = 2'b10;
5     parameter STORE = 2'b11;
6     input clk, rst, x;
7     output reg [9:0] users_count;
8     reg [1:0] cs, ns;
9     always @(*) begin
10         case (cs)
11             IDLE:
12                 if (x)
13                     ns = IDLE;
14                 else
15                     ns = ZERO;
16             ZERO:
17                 if (x)
18                     ns = ONE;
19                 else
20                     ns = ZERO;
21             ONE:
22                 if (x)
23                     ns = IDLE;
24                 else
25                     ns = STORE;
26             STORE:
27                 if (x)
28                     ns = IDLE;
29                 else
30                     ns = ZERO;
31             default: ns = IDLE;
32         endcase
33     end
34     always @(posedge clk or posedge rst) begin
35         if (rst) begin
36             cs <= IDLE;
37             users_count <= 10'b0;
38         end else begin
39             cs <= ns;
40         end
41     end
42     always @(posedge clk or posedge rst) begin
43         if (rst) begin
44             users_count <= 10'b0;
45         end else begin
46             if (cs == STORE)
47                 users_count <= users_count + 1;
48         end
49     end
50     assign y = (cs == STORE) ? 1 : 0;
51 endmodule
52
```

## II. Golden Model

```
1 module FSM_GM(x, clk, rst, y_exp, count_exp);
2     parameter STORE = 2'b00;
3     parameter IDLE = 2'b01;
4     parameter ZERO = 2'b10;
5     parameter ONE = 2'b11;
6     input x, clk, rst;
7     output reg y_exp;
8     output reg [9:0] count_exp;
9     reg [1:0] cs, ns;
10    // Next state Logic
11    always @(cs or x) begin
12        case (cs)
13            STORE :
14                if (x)
15                    ns = IDLE;
16                else
17                    ns = ZERO;
18            IDLE :
19                if (x)
20                    ns = IDLE;
21                else
22                    ns = ZERO;
23            ZERO :
24                if (x)
25                    ns = ONE;
26                else
27                    ns = ZERO;
28            ONE :
29                if (x)
30                    ns = IDLE;
31                else
32                    ns = STORE;
33                default : ns = IDLE;
34        endcase
35    end
36    // State Memory
37    always @(posedge clk or posedge rst) begin
38        if (rst) begin
39            cs <= IDLE;
40            count_exp <= 10'b0;
41        end else
42            cs <= ns;
43    end
44    always @(cs) begin
45        case (cs)
46            STORE : begin
47                y_exp = 1;
48                count_exp = count_exp + 1;
49            end
50            IDLE, ZERO, ONE : y_exp = 0;
51        endcase
52    end
53 endmodule
54
55
```

### III. Package

```
1 package pck;
2
3     typedef enum logic[1:0] {IDLE , ZERO ,ONE , STORE} state_e ;
4
5     class fsm_trs;
6         rand bit rst_c , x_c ;
7         bit y_exp ;
8         bit [9: 0] users_count_exp ;
9         constraint C_inputs { rst_c dist {0:= 90 , 1:= 10};x_c dist {0:/67 , 1:/33};}
10
11    endclass
12
13 endpackage
14
15
```

## IV. Test Bench

```
1 import pck::*;
2 module FSM_TB;
3 // Parameters
4 parameter IDLE = 2'b00;
5 parameter ZERO = 2'b01;
6 parameter ONE = 2'b10;
7 parameter STORE = 2'b11;
8 // Signal declarations
9 logic clk, rst, x;
10 logic y, y_expected;
11 logic [9:0] users_count, users_count_expected;
12 int error_counter, correct_counter;
13 // FSM transaction object
14 Fsm_trs obj; // create object from the class
15 // DUT instantiation
16 FSM #( .IDLE(IDLE), .ZERO(ZERO), .ONE(ONE), .STORE(STORE))
17 DUT_Design (clk, rst, x, y, users_count);
18 FSM_GM #( .IDLE(IDLE), .ZERO(ZERO), .ONE(ONE), .STORE(STORE))
19 DUT_GOLD (x, clk, rst, y_expected, users_count_expected);
20 // Clock generation
21 initial begin
22     clk = 0;
23     forever #1 clk = ~clk;
24 end
25 // Testbench logic
26 initial begin
27     error_counter = 0;
28     correct_counter = 0;
29     obj = new();
30     // Reset sequence
31     rst = 1;
32     #10;
33     rst = 0;
34     #10; // Allow DUT to initialize
35     // Generate random inputs and apply them
36     repeat (20000) begin
37         assert(obj.randomize()); // Randomize inputs
38         rst = obj.rst_c;
39         x = obj.x_c;
40         obj.users_count_exp = users_count_expected;
41         obj.y_exp = y_expected;
42         check_result(); // Check results
43     end
44     // Directed test to cover specific scenarios
45     rst = 1;
46     #10;
47     rst = 0;
48     repeat (10000) begin
49         // IDLE (00) State transitions
50         x = 0; #10; // IDLE (00) -> ZERO (01)
51         x = 1; #10; // IDLE (00) -> IDLE (00)
52         // ZERO (01) State transitions
53         x = 0; #10; // ZERO (01) -> ZERO (01)
54         x = 1; #10; // ZERO (01) -> ONE (10)
55         // ONE (10) State transitions
56         x = 0; #10; // ONE (10) -> STORE (11)
57         x = 1; #10; // ONE (10) -> ONE (10)
58         // STORE (11) State transitions
59         x = 0; #10; // STORE (11) -> ZERO (01)
60         x = 1; #10; // STORE (11) -> IDLE (00)
61     end
62     $display("Error_Counter =
63 , Correct_Counter =
64 %d,%d", error_counter, correct_counter);
65     // Check Result Task
66     task check_result();
67         @(negedge clk);
68         if ((y != y_expected) && (users_count != users_count_expected)) begin
69             error_counter++;
70         end
71     else
72         correct_counter++;
73     endtask
74 endmodule
```


## V. Counters

```
# Error_Counter = 0 , Correct_Counter = 20000
```

## VI. Do file

```
vlib work
vlog FSM.v FSM_TB.sv FSM_GM.v pck.sv +cover -covercells
vsim -voptargs=+acc work.FSM_TB -cover
add wave *
coverage save FSM_TB.ucdb -onexit -du work.FSM
run -all
```

## VII. Waveform



## VIII. Coverage Report

```
Branch Coverage:  
Enabled Coverage          Bins    Hits    Misses  Coverage  
-----      -----  
Branches                20      20      0   100.00%  
  
=====Branch Details=====  
  
Branch Coverage for instance \FSM_TB#DUT_Design  
  
Line      Item      Count      Source  
-----  
File FSM.v  
-----CASE Branch-----  
21                      220652  Count coming in to CASE  
22          1           85752  
27          1           87412  
32          1           45051  
37          1           2437  
Branch totals: 4 hits of 4 branches = 100.00%  
  
-----IF Branch-----  
23                      85752  Count coming in to IF  
23          1           42349  
25          1           43403  
Branch totals: 2 hits of 2 branches = 100.00%  
  
-----IF Branch-----  
28                      87412  Count coming in to IF  
28          1           43345  
30          1           44067  
Branch totals: 2 hits of 2 branches = 100.00%  
  
-----IF Branch-----  
33                      45051  Count coming in to IF  
33          1           43017  
35          1           2034  
Branch totals: 2 hits of 2 branches = 100.00%  
  
-----IF Branch-----  
38                      2437   Count coming in to IF  
38          1           599  
40          1           1838  
Branch totals: 2 hits of 2 branches = 100.00%  
  
-----IF Branch-----  
47                      217566  Count coming in to IF  
47          1           3767  
50          1           213799  
Branch totals: 2 hits of 2 branches = 100.00%  
  
-----IF Branch-----  
56                      134827  Count coming in to IF  
56          1           3688  
58          1           131139  
Branch totals: 2 hits of 2 branches = 100.00%  
  
-----IF Branch-----  
59                      131139  Count coming in to IF
```

```

59           1           1645
                         129494     All False Count
Branch totals: 2 hits of 2 branches = 100.00%
-----IF Branch-----
64           1           131886     Count coming in to IF
64           2           1838
64           2           130048
Branch totals: 2 hits of 2 branches = 100.00%

Condition Coverage:
Enabled Coverage      Bins   Covered   Misses   Coverage
-----      -----
Conditions           2       2        0    100.00%
=====
Condition Details=====
Condition Coverage for instance /\FSM_TB#DUT_Design --
File FSM.v
-----Focused Condition View-----
Line      59 Item   1  (cs == 3)
Condition totals: 1 of 1 input term covered = 100.00%
Input Term   Covered   Reason for no coverage   Hint
-----      -----
(cs == 3)      Y
Rows:      Hits  FEC Target      Non-masking condition(s)
-----      -----
Row  1:      1  (cs == 3)_0      -
Row  2:      1  (cs == 3)_1      -
-----Focused Condition View-----
Line      64 Item   1  (cs == 3)
Condition totals: 1 of 1 input term covered = 100.00%
Input Term   Covered   Reason for no coverage   Hint
-----      -----
(cs == 3)      Y
Rows:      Hits  FEC Target      Non-masking condition(s)
-----      -----
Row  1:      1  (cs == 3)_0      -
Row  2:      1  (cs == 3)_1      -
=====

FSM Coverage:
Enabled Coverage      Bins   Hits   Misses   Coverage
-----      -----
FSM States            4       4        0    100.00%
FSM Transitions       7       7        0    100.00%
=====
FSM Details=====
FSM Coverage for instance /\FSM_TB#DUT_Design --
FSM_ID: cs
  Current State Object : cs

```

```

State Value MapInfo :
-----
Line      State Name          Value
---      -----
22        IDLE              0
27        ZERO              1
32        ONE               2
37        STORE              3

Covered States :
-----
          State      Hit_count
-----      -----
          IDLE        86166
          ZERO        86545
          ONE         43017
          STORE       1838

Covered Transitions :
-----
Line      Trans_ID      Hit_count      Transition
---      -----
26        0            42964      IDLE -> ZERO
29        1            43017      ZERO -> ONE
48        2            1049       ZERO -> IDLE
36        3            1838       ONE -> STORE
34        4            41179      ONE -> IDLE
41        5            1102       STORE -> ZERO
39        6            736        STORE -> IDLE

Summary
-----
          Bins      Hits      Misses      Coverage
-----      -----
          FSM States      4          4          0      100.00%
          FSM Transitions 7          7          0      100.00%
Statement Coverage:
Enabled Coverage
-----
          Bins      Hits      Misses      Coverage
-----      -----
          Statements    17         17         0      100.00%
=====Statement Details=====
Statement Coverage for instance /\FSM_TB#DUT_Design  --
Line      Item      Count      Source
---      ----
File FSM.v
20        1        220652
24        1        42349
26        1        43403
29        1        43345
31        1        44067
34        1        43017
36        1        2034
39        1        599
41        1        1838
46        1        217566
48        1        3767
49        1        3767
51        1        213799
55        1        124827

```

```

51          1           213799
55          1           134827
57          1            3688
60          1            1645
64          1           131887
Toggle Coverage:
  Enabled Coverage      Bins   Hits   Misses  Coverage
  -----      -----  -----  -----
  Toggles          24     24       0  100.00%
=====
=====Toggle Details=====
Toggle Coverage for instance /\FSM_TB#DUT_Design  --

```

Node	1H->0L	0L->1H	"Coverage"
<code>clk</code>	1	1	100.00
<code>cs[1-0]</code>	1	1	100.00
<code>ns[1-0]</code>	1	1	100.00
<code>rst</code>	1	1	100.00
<code>users_count[3-0]</code>	1	1	100.00
x	1	1	100.00
y	1	1	100.00

```

Total Node Count      =      12
Toggled Node Count   =      12
Untoggled Node Count =      0

```

```

Toggle Coverage      =    100.00% (24 of 24 bins)
Total Coverage By Instance (filtered view): 100.00%

```

## IX. Comment

Since the total number of possibilities for the `users_count` counter is  $\lfloor (2^{10}) = 1024 \rfloor$ , achieving 100% toggle coverage across all states is not feasible. However, by excluding bits [4-9], the number of states to be covered is reduced, which allows us to achieve 100% toggle coverage for the remaining bits.