

MARIAM MOHAMED MARZOUK

# ASSIGNMENT\_4\_Extended

# Question 1

A configuration register is a bank of registers that is used to store setup information for the system (i.e. the configuration). All registers can be read and written and are 16-bits wide. The design contains 8 registers as defined in Table 1 along with their reset values. All bits are writable. The reset is active high.

The design has the following inputs:

- clk
- reset
- address
- data\_in
- write: Write enable signal to enable sequential writing of the appropriate register below with data\_in according to the address
- dataout: combinational dataout that holds the value of the appropriate register below according to the address

Register	Width	Address	Reset Value
adc0_reg	[15:0]	0	16'hFFFF
adc1_reg	[15:0]	1	16'h0
temp_sensor0_reg	[15:0]	2	16'h0
temp_sensor1_reg	[15:0]	3	16'h0
analog_test	[15:0]	4	16'hABCD
digital_test	[15:0]	5	16'h0
amp_gain	[15:0]	6	16'h0
digital_config	[15:0]	7	16'h1

Table 1: Config Register

Write a testplan using bullet points describing how you are going to test the design. Then write a self-checking testbench to perform the testing you described in your testplan.

Your testbench will:

1. Use a user defined enumerated type that hold the values of the registers
2. Declare a variable from the enum. This variable will be assigned to the address connected to the DUT.
3. Use associative array, as a golden model for the reset values of the registers.
  - a. Name the array "reset\_assoc"
  - b. Key of the array is string
4. Use a task for reset and a task to check the result
5. Use the enum methods .num and .next (slide 78) inside of your loops to iterate on all of the registers

There is 1 bug per register. An encrypted version of the buggy configuration register code is provided. Compile this module just like an unencrypted module is compiled.

Identify the 8 bugs in config\_reg\_buggy.

For each bug, report:

a) Design Input for Bug to Appear:

E.g. Write FFFF to register x

b) Expected Behavior:

E.g. Bit 15 of register x is writable to a 1

c) Observed Behavior

E.g. Bit 15 of register x cannot be written to a 1

Remember, your bug report should contain enough detail for the designer of the configuration register to debug the problem.

# I. Verification plan

Verification Step	Objective	Actions	Expected Outcome
Testbench Setup	Initialize clock and reset values	- Toggle clk every 1 time unit - Initialize reset_assoc with reset values	Clock toggles correctly, reset values are set
Reset Assertion	Verify reset values	- Assert reset_tb - Iterate through each register address - Check data_out against reset_assoc - Count errors and correct assertions	data_out matches expected reset values, errors and correct assertions are logged
Write Operation	Verify write functionality	- Deassert reset_tb - Set write_tb to 1 - Iterate through each register address - Write values to data_in_tb - Check data_out after each write - Count errors and correct assertions	data_out matches data_in_tb after each write, errors and correct assertions are logged
Assertions and Checks	Ensure correct behavior	- Use assert_reset task to check reset values - Use check_result task to verify write values	Errors are logged if data_out does not match expected values
Coverage	Ensure thorough testing	- Cover all register addresses - Cover all possible values for data_in_tb - Ensure all lines of code are executed	Comprehensive functional and code coverage
Error and Correct Count Reporting	Report results	- Display total errors and correct assertions at the end of the simulation	Summary of errors and correct assertions is displayed

## II. RTL design

```
1  module config_reg(
2      input logic clk,
3      input logic reset,
4      input logic write,
5      input logic [15:0] data_in,
6      input logic [2:0] address,
7      output logic [15:0] data_out
8  );
9
10 `protected
11
12 MTI!#DU;Wt7W\E}vp$.h,RJ@F"cok2*:fU| ]?KQ7"kDn2YBkJW1x7+D][a92\T\Xo+#4'mT1<VEU
13 Y>-jEo-mnC;onUwzW]kB*s~TB1VA61@Ba}+7?| ,5XoUXY[@7?]AEK#5u2[,vCY?5WACBAkE-5Q<A
14 \1das*p17+WpVrAz@eu$WA{ebXUv5TrV[v$A1+IB~*kJK~TXv^VW@]DQ]uzjv(G,i{LY]DZ$4^0,
15 {cQ#=]/_xJpe_kwG?wE4qLAR5TU$3sI(^E#*,iTK7'RVBKXe\YOiZwxm1mAjGo2]1_1uC2}##l#I
16 P#a7n^|e11LPZ*1[3rTr=iEkb@T>J-pmux,$Z.\vQ2[-1JaJw\sjirkh-'[$[Ko7r*\?+$WWAB_~,_
17 ?e_<@'aB.a=Yi7aXRznB;\You~!=OV-p2^mDDu'sRiAn!m[J{Ho#-e1=Y7VDVT[G?v=$nL[:Kaw!
18 EZTH}xUz5KaliVG][KZ2evwm~|tZIk3xeGs2o[GG]p[BAw!w>eQaTz*R1#TxX{n>}!EC$ekE#Z7
19 ,B5sWuxN^H\2w>3Y=2E13]xW2xWQk5[#Qviz*w1@s+^\UYY=-_nUw5s@-V2B-CjTp]Rw)e<UawXJ
20 3+H*vpl@U{x{$R@W$>,]E$v#BR{a+,uWuA}WxQ}X'JX[05xkbl#B#/Dxo[*wV,FqZXmAy=I-\^n
21 Br*@5+[Jzoh,$11KG>^9J*e~Hr?'TCNH]Bw~1[u@e$u>Q23#BR'$Wxl_]IpI*{J5?OKDrHkA$GsG
22 a<j^D{*Q^XzeaXL$Bsow<3*51XBz*W*Z$CXMPK^zCvpDU5DT1aTJ=_Das=>o-TCs?aDE1}U5irC
23 <A,~vQi}QQuo;!VY@]C-+R0h'?\\Ku'pxvE!2(.Ss3JD'Q'eD?Esjp^*[6]Z+u3n1]1urmi}@$eiDk
24 l2\+731-ExuR,n<*I!oW^;1BE;*DBxTpVWXBhq][<]=KoTyU>2jsY}R!U[sD+O>_{1U^Ev!27T\Y
25 s}1q*$5T6kv!!hLEIwsx'CXe#GeQ*Y'[OvRkpr\`a1oxGHpoW'1j}xRpjG!oTem?Q,mIp'7^11G]p
26 A*mTLj;;\jrV[V*ps_T*jdrBX]tKE?X#n@<W[kp5XH]FNWoTBC]Ud;5D[?][5D15]Tt_{]o#-Q*
27 ^ep=(IH<OPD}QBj<1p-{sm5z@HBG,#rCiEQY}_1r[>;rr]u,wCKpGu}*w>lvvBr#j>s3Bz^I2x
28 <\jOW1@Ii!H^[;!R=[}7iu=Z[am[jT>B>IkYmQVyG0,VAQ\E[Y2*RR=w)o_O$BwT$I3G_OI[HT'
29 3v@DZH1kp'@H0~EoI"'Kj3Wo'3*={jE$m*bo_xBVxE[psIrjABY+s]usrsi!\L#_#J/Vm\HVCe
30 <o}K]@5,Yo!+Re77K>G-'^#si7;KBo[a@=i
31 `endprotected
32
33
34 endmodule // test
35
36
```

### III. Test Bench


```
1  typedef enum logic [2:0]{adc0_reg = 3'b000, adc1_reg = 3'b001,temp_sensor0_reg = 3'b010,temp_sensor1_reg = 3'b011, analog_test = 3'b100,digital_test = 3'b101,
2  amp_gain = 3'b110, digital_config = 3'b111} reg_t;
3  module config_reg_tb();
4  logic clk;
5  logic write_tb;
6  logic reset_tb;
7  reg_t address_tb;
8  logic [15: 0] data_in_tb;
9  logic [15: 0] data_out;
10 int error_counter = 0, correct_counter = 0;
11 config_reg DUT(.clk(clk), .reset(reset_tb), .write(write_tb),.data_in(data_in_tb),.address(address_tb),.data_out(data_out));
12 bit [15: 0] reset_assoc [string];
13 initial begin
14 clk = 0;forever#1 clk = ~clk;end
15 initial begin
16 reset_assoc ["adc0_reg"] = 16'hFFFF;
17 reset_assoc ["adc1_reg"] = 16'h0;
18 reset_assoc ["temp_sensor0_reg"] = 16'h0;
19 reset_assoc ["temp_sensor1_reg"] = 16'h0;
20 reset_assoc ["analog_test"] = 16'hA8CD;
21 reset_assoc ["digital_test"] = 16'h0;
22 reset_assoc ["amp_gain"] = 16'h0;
23 reset_assoc ["digital_config"] = 16'h1;
24 end
25 initial begin
26 data_in_tb = 0;
27 error_counter = 0;
28 correct_counter = 0;
29 write_tb = 0;
30 assert_reset();
31 write_tb = 1;
32 address_tb = address_tb.first();
33 for (int i = 0 ; i<(address_tb.last+1) ; i++) begin
34 @(negedge clk);
35 data_in_tb = 16'b0000000000000000;
36 check_result();
37 data_in_tb = 16'b0000000000000001;
38 check_result();
39 for (int i = 0 ; i < 15; i++) begin
40 data_in_tb = {data_in_tb[14:0],1'b0};
41 check_result();
42 end
```

```
43 address_tb = address_tb.next();
44 end
45 write_tb = 0;
46 assert_reset();
47 $display("Error Counts = %d and Correct Counts= %d",error_counter, correct_counter);
48 $stop;
49 end
50 task assert_reset();
51 reset_tb = 1;
52 address_tb = address_tb.first();
53 for(int i = 0 ; i < (address_tb.last+1) ; i++) begin
54 @(negedge clk);
55 if(reset_assoc[address_tb.name()] != data_out) begin
56 error_counter++;
57 $display("The Error is in The Reset reg %s the Data_out is %h and the expected is %h", address_tb.name(), data_out, reset_assoc[address_tb. name()]);
58 end
59 else
60 correct_counter++;
61 address_tb = address_tb.next();
62 end
63 reset_tb =0;
64 endtask
65 task check_result();
66 @(negedge clk);
67 if (data_out != data_in_tb) begin
68 error_counter++;
69 $display("Error in the Output Data %b of reg %s doesn't match the input data %b",data_out, address_tb.name(), data_in_tb);
70 end
71 else
72 correct_counter++;
73 endtask
74 endmodule
```

#### IV. Print

```
Error in the Output Data 1000000000000000 of reg temp_sensor0_reg doesn't match the input data 1000000000000000
Error in the Output Data 1000000000000000 of reg temp_sensor0_reg doesn't match the input data 1000000000000000
Error in the Output Data 0 of reg temp_sensor0_reg doesn't match the input data 1000000000000000
Error in the Output Data 0 of reg digital_test doesn't match the input data 1
Error in the Output Data 0 of reg digital_test doesn't match the input data 10
Error in the Output Data 0 of reg digital_test doesn't match the input data 100
Error in the Output Data 0 of reg digital_test doesn't match the input data 1000
Error in the Output Data 0 of reg digital_test doesn't match the input data 10000
Error in the Output Data 0 of reg digital_test doesn't match the input data 100000
Error in the Output Data 0 of reg digital_test doesn't match the input data 1000000
Error in the Output Data 0 of reg digital_test doesn't match the input data 10000000
Error in the Output Data 0 of reg digital_test doesn't match the input data 100000000
Error in the Output Data 0 of reg digital_test doesn't match the input data 1000000000
Error in the Output Data 0 of reg digital_test doesn't match the input data 10000000000
Error in the Output Data 0 of reg digital_test doesn't match the input data 100000000000
Error in the Output Data 0 of reg digital_test doesn't match the input data 1000000000000
Error in the Output Data 0 of reg digital_test doesn't match the input data 10000000000000
Error in the Output Data 0 of reg digital_test doesn't match the input data 100000000000000
Error in the Output Data 0 of reg digital_test doesn't match the input data 1000000000000000
Error in the Output Data 0 of reg digital_test doesn't match the input data 10000000000000000
Error in the Output Data 1000000000000000 of reg amp_gain doesn't match the input data 0
Error in the Output Data 1000000000000000 of reg amp_gain doesn't match the input data 1
Error in the Output Data 1000000000000000 of reg amp_gain doesn't match the input data 10
Error in the Output Data 1000000000000000 of reg amp_gain doesn't match the input data 100
Error in the Output Data 1000000000000000 of reg amp_gain doesn't match the input data 1000
Error in the Output Data 1000000000000000 of reg amp_gain doesn't match the input data 10000
Error in the Output Data 1000000000000000 of reg amp_gain doesn't match the input data 100000
Error in the Output Data 1000000000000000 of reg amp_gain doesn't match the input data 1000000
Error in the Output Data 1000000000000000 of reg amp_gain doesn't match the input data 10000000
Error in the Output Data 1000000000000000 of reg amp_gain doesn't match the input data 100000000
Error in the Output Data 1000000000000000 of reg amp_gain doesn't match the input data 1000000000
Error in the Output Data 1000000000000000 of reg amp_gain doesn't match the input data 10000000000
Error in the Output Data 1000000000000000 of reg amp_gain doesn't match the input data 100000000000
Error in the Output Data 1000000000000000 of reg amp_gain doesn't match the input data 1000000000000
Error in the Output Data 1000000000000000 of reg amp_gain doesn't match the input data 10000000000000
Error in the Output Data 0 of reg digital_config doesn't match the input data 1000000000000000
The Error is in The Reset reg temp_sensor1_reg the Data_out is 8000 and the expected is 0
The Error is in The Reset reg analog_test the Data_out is abcc and the expected is abcd
Error Counts = 84 and Correct Counts= 68
```

## V. Waveform



## VI. Bugs

---

### 1. Bug 1

adc0\_reg:

Design Input for Bug to Appear:

Any input where bit 16 is not set to 1

Example: 16'h0001

Expected Behavior:

The output should match the input, maintaining bit 16 as 0

Example: Input 16'h0001 should result in output 16'h0001

Observed Behavior:

Regardless of the input, bit 16 is always set to 1 in the output


Example: Input 16'h0001 results in output 16'h8001

- This bug appears to be related to the handling of bit 16 within the adc0\_reg module. It suggests that there might be a hard-coded assignment or an unintended logic error forcing bit 16 to 1.

```

1  module adc0_reg();
2    reg clk, reset;
3    reg write_tb;
4    reg [15:0] data_in_tb;
5    wire [15:0] data_out;
6    logic [2:0] address_tb;
7    config_reg DUT
8    (. clk(clk),
9     . reset(reset),
10    . write(write_tb),
11    . data_in(data_in_tb),
12    . address(address_tb),
13    . data_out(data_out));
14  initial begin
15    clk = 0;
16    forever
17    #1 clk = ~clk;
18  end
19  initial begin
20    write_tb = 1;
21    @(negedge clk);
22    data_in_tb = 16'b0111_1111_1111_1111;
23    check_result();
24    #50;
25    $stop;
26  end
27  task check_result();
28    @(negedge clk);
29    if (data_out !== data_in_tb)
30      $display("Error in the Output Data %hb and doesn't match the Expected data %hb",
31      data_out, data_in_tb);
32    else
33      $display("Correct Result");
34  endtask
35 endmodule

```



## 2. Bug 2

adc1\_reg:

Design Input for Bug to Appear:

Any input that is not equal to 16'h0000

Example: 16'b0000\_0000\_0000\_0001

Expected Behavior:

The output should match the input exactly

Example: Input 16'b0000\_0000\_0000\_0001 should result in output 16'b0000\_0000\_0000\_0001

Observed Behavior:

The output is incorrectly rotated left by 8 bits


Example: Input 16'b0000\_0000\_0000\_0001 results in output 16'b0000\_0001\_0000\_0000

- This bug suggests that there might be an unintended shift or rotation operation occurring within the adc1\_reg module

```

1  module adc1_reg ();
2    reg clk, reset;
3    reg write_tb;
4    reg [15: 0] data_in_tb;
5    wire [15: 0] data_out;
6    logic [2: 0] address_tb;
7    config_reg DUT
8      (. clk(clk),
9       . reset(reset),
10      . write(write_tb),
11      . data_in(data_in_tb),
12      . address(address_tb),
13      . data_out(data_out));
14  initial begin
15    clk = 0;
16    forever
17      #1 clk = ~clk;
18    end
19  initial begin
20    write_tb = 1;
21    @(negedge clk);
22    data_in_tb = 16'b0000_0000_0000_0001;
23    check_result();
24    #50;
25    $stop;
26  end
27  task check_result();
28    @(negedge clk);
29    if (data_out !== data_in_tb)
30      $display("Error in the Output Data %0b and doesn't match the Expected data %0b",
31      data_out, data_in_tb);
32    else
33      $display("Correct Result");
34  endtask
35 endmodule

```



### 3. Bug 3

temp\_sensor0\_reg:

Design Input for Bug to Appear:

Any input that is not equal to 16'h0000

Example: 16'b0000\_0000\_0000\_0100

Expected Behavior:

The output should match the input exactly

Example: Input 16'b0000\_0000\_0000\_0100 should result in output 16'b0000\_0000\_0000\_0100

Observed Behavior:

The output is incorrectly shifted left by 1 bit


Example: Input 16'b0000\_0000\_0000\_0100 results in output 16'b0000\_0000\_0000\_1000

- This bug indicates that there might be an unintended shift operation occurring within the temp\_sensor0\_reg module.

```

1  module temp_sensor0_reg ();
2    reg clk, reset;
3    reg write_tb;
4    reg [15: 0] data_in_tb;
5    wire [15: 0] data_out;
6    logic [2: 0] address_tb;
7    config_reg DUT
8      (.clk(clk),
9       .reset(reset),
10      .write(write_tb),
11      .data_in(data_in_tb),
12      .address(3'b010),
13      .data_out(data_out));
14    initial begin
15      clk = 0;
16      forever
17        #1 clk = ~clk;
18    end
19    initial begin
20      write_tb = 1;
21      @(negedge clk);
22      data_in_tb = 16'b0000_0000_0000_0001;
23      check_result();
24      #50;
25      $stop;
26    end
27    task check_result();
28      @(negedge clk);
29      if (data_out !== data_in_tb)
30        $display("Error in the Output Data %0b and doesn't match the Expected data %0b",
31        data_out, data_in_tb);
32      else
33        $display("Correct Result");
34    endtask
35  endmodule
36

```



## 4. Bug 4

temp\_sensor1\_reg:

Design Input for Bug to Appear:

Raising the reset signal to high

Expected Behavior:

The register should reset and hold the value 16'h0

Observed Behavior:


The output incorrectly holds the value in data\_in and does not reset

- This bug suggests that the temp\_sensor1\_reg module is not properly handling the reset condition. It appears that the reset logic is missing or incorrectly implemented, causing the register to retain its current value instead of resetting to 16'h0.

```

1 module temp_sensor1_reg ();
2   reg clk, reset;
3   reg write_tb;
4   reg [15: 0] data_in_tb;
5   wire [15: 0] data_out;
6   logic [2: 0] address_tb;
7   config_reg DUT
8   (. clk(clk),. reset(reset),. write(write_tb),. data_in(data_in_tb),. address(address_tb),. data_out(data_out));
9   initial begin
10   clk = 0;
11   forever
12   #1 clk = ~clk;
13   end
14   initial begin
15   address_tb = 3'b011;
16   data_in_tb = 16'h8000;
17   write_tb = 1;
18   reset = 0;
19   #40;
20   @(negedge clk);
21   address_tb = 3'b011;
22   data_in_tb = 16'h2025;
23   write_tb = 0;
24   reset = 1;
25   check_result(16'h0);
26   #200;
27   $stop;
28   end
29   task check_result(logic [15: 0] data_out_expected);
30   @(negedge clk);
31   if (data_out !== data_out_expected)
32   $display("Error in the Output Data %0b and doesn't match the Expected data %0b",data_out, data_out_expected);
33   else
34   $display("Correct Result");
35   endtask
36 endmodule

```



## 5. Bug 5

analog\_test:

Design Input for Bug to Appear:

Raising the reset signal to high

Expected Behavior:

The register should reset and hold the value 16'hABCD

Observed Behavior:


The register incorrectly holds the value 16'hABCC

- This bug suggests that there might be an error in the reset value assignment within the analog\_test module. It appears that the reset logic is not correctly setting the register to the expected value of 16'hABCD, possibly due to a typo or incorrect value in the design.

```

1 module analog_test ();
2 reg clk, reset;
3 reg write_tb;
4 reg [15: 0] data_in_tb;
5 wire [15: 0] data_out;
6 logic [2: 0] address_tb;
7 config_reg DUT
8 (. clk(clk),. reset(reset),. write(write_tb),. data_in(data_in_tb),. address(address_tb),. data_out(data_out));
9 initial begin
10 clk = 0;
11 forever
12 #1 clk = ~clk;
13 end
14 initial begin
15 address_tb = 3'b100;
16 data_in_tb = 16'h8000;
17 write_tb = 1;
18 reset = 0;
19 #40;
20 @ (negedge clk);
21 data_in_tb = 16'h2025;
22 address_tb = 3'b100;
23 write_tb = 0;
24 reset = 1;
25 check_result(16'hABCD);
26 #200;
27 $stop;
28 end
29 task check_result(logic [15: 0] data_out_expected);
30 @ (negedge clk);
31 if (data_out != data_out_expected)
32 $display("Error in the Output Data %0b and doesn't match the Expected data %0b", data_out, data_out_expected);
33 else
34 $display("Correct Result");
35 endtask
36 endmodule

```



## 6. Bug 6

digital\_test:

Design Input for Bug to Appear:

Any input that is not equal to 16'h0000

Example: 16'b0000\_0000\_0000\_0100

Expected Behavior:

The output should match the input exactly

Example: Input 16'b0000\_0000\_0000\_0100 should result in output 16'b0000\_0000\_0000\_0100

Observed Behavior:

The output is incorrectly shifted left by 1 bit and then assigned to 0


Example: Input 16'b0000\_0000\_0000\_0100 results in output 16'b0000\_0000\_0000\_0000

- The issue could be due to an incorrect assignment or a faulty condition that forces the output to zero regardless of the input

```

1  module digital_test ();
2  reg clk, reset;
3  reg write_tb;
4  reg [15: 0] data_in_tb;
5  wire [15: 0] data_out;
6  logic [2: 0] address_tb;
7  config_reg DUT
8  (. clk(clk),. reset(reset),. write(write_tb),. data_in(data_in_tb),. address(address_tb),. data_out(data_out));
9  initial begin
10 clk = 0;
11 forever begin
12 #1 clk = ~clk ;
13 end
14 end
15 initial begin
16 write_tb = 0;
17 reset = 1;
18 #20;
19 reset = 0;
20 write_tb = 1;
21 repeat (200) begin
22 @ (negedge clk);
23 address_tb = 3'b101;
24 data_in_tb = $urandom_range(1,16'hffff);
25 check_result();
26 end
27 #50;
28 $stop;
29 end
30 task check_result();
31 @ (negedge clk);
32 if (data_out != data_in_tb)
33 $display("Error in the output Data %0b and doesn't match the Expected data %0b",data_out, data_in_tb);
34 else
35 $display("Correct Result");
36 endtask
37 endmodule

```



## 7. Bug 7

amp\_gain:

Design Input for Bug to Appear:

It takes the value of the previous register

Example: 16'b0000\_0000\_0000\_0100

Expected Behavior:

The output should match the input exactly

Example: Input 16'b0000\_0000\_0000\_0100 should result in output 16'b0000\_0000\_0000\_0100

However, it is observed that the output incorrectly takes the last value of the previous register (digital\_test), which is 16'h8000

Observed Behavior:

The output is incorrectly assigned the value 16'h8000 instead of the input value


Example: Input 16'b0000\_0000\_0000\_0100 results in output 16'h8000

- This bug suggests that the amp\_gain module is not correctly processing the input value and is instead retaining or copying the value from the previous register (digital\_test)

```

1  module amp_gain();
2  reg clk, reset;
3  reg write_tb ;
4  reg [15: 0] data_in_tb;
5  wire [15: 0] data_out;
6  logic [2: 0] address_tb;
7  config_reg DUT
8  (. clk(clk),. reset(reset),. write(write_tb), . data_in(data_in_tb),. address(address_tb),. data_out(data_out));
9  initial begin
10 clk = 0;
11 forever
12 #1 clk = ~clk;
13 end
14 initial begin
15 write_tb = 0;
16 reset = 1;
17 #20;
18 reset = 0;
19 write_tb = 1;
20 @(negedge clk);
21 data_in_tb = 16'h0fff;
22 address_tb = 3'b101;
23 @(negedge clk);
24 data_in_tb = 16'h2525;
25 address_tb = 3'b110;
26 check_result();
27 #50;
28 $stop;
29 end
30 task check_result();
31 @(negedge clk);
32 if (data_out !== data_in_tb)
33 $display("Error in the Output Data %0b and doesn't match the Expected data %0b",data_out, data_in_tb);
34 else
35 $display("Correct Result");
36 endtask
37 endmodule

```



## 8. Bug 8

`digital_config:`

Design Input for Bug to Appear:

Any input where bit 16 is set to 1

Example: `16'b1000_0000_0000_0000`

Expected Behavior:

The output should match the input exactly

Example: Input `16'b1000_0000_0000_0000` should result in output `16'b1000_0000_0000_0000`

Observed Behavior:


Bit 16 is always incorrectly assigned to 0, resulting in an output of `16'b0000_0000_0000_0000`

- This bug suggests that there might be an unintended logic error within the `digital_config` module that forces bit 16 to 0.

```

1 module digital_config();
2 reg clk, reset;
3 reg write_tb ;
4 reg [15: 0] data_in_tb;
5 wire [15: 0] data_out;
6 logic [2: 0] address_tb;
7 config_reg DUT
8 (. clk(clk),. reset(reset),. write(write_tb),. data_in(data_in_tb),. address(address_tb),. data_out(data_out));
9 initial begin
10 clk = 0;
11 forever
12 #1 clk = ~clk;
13 end
14 initial begin
15 data_in_tb = 0;
16 address_tb = 3'b111;
17 write_tb = 0;
18 reset = 1;
19 #20;
20 write_tb = 1;
21 reset = 0;
22 @(negedge clk);
23 data_in_tb = 16'b1000_0000_0000_0000;
24 address_tb = 3'b111;
25 check_result();
26 #50;
27 $stop;
28 end
29 task check_result();
30 @(negedge clk);
31 if (data_out !== data_in_tb)
32 $display("Error in the Output Data %0b and doesn't match the Expected data %0b",data_out, data_in_tb);
33 else
34 $display("Correct Result");
35 endtask
36 endmodule

```



## Question 2

Q2. Write SVA properties for an arbiter design for the following specs:

- 1- Upon rising of the signal "request" by a master, the arbiter should raise the "grant" within 2 to 5 clock cycles.
- 2- Once the "grant" is raised, the master should acknowledge acceptance in the same clock cycle by lowering the "frame" and "irdy" signals.
- 3- Once the master completes the transaction it raises the "frame" and "irdy" signals, followed by that, the arbiter should lower the "grant" signal on the next clock cycle.



```
1
2 //QUESTION 2
3 assert property (@(posedge clk) $rose(request) |-> ##[2:5] Srose(grant));
4 assert property (@(posedge clk) $rose (grant) |-> (frame == 0 && irdy ==0));
5 assert property (@(posedge clk) ($rose (frame)&& $rose(irdy)) |=> (grant == 0));
6
```

# Question 3

Q3. Suppose you are a design engineer and would like to write assertions to the internals of your design that has an FSM, write down the following SVA properties as per the following specs:

- 1- Current state internal signal "cs" will always stay one-hot irrespective of the input conditions.
- 2- If the current state "cs" is "IDLE" and if "get\_data" input is raised, then the state is "GEN\_BLK\_ADDR" the following cycle and 64 cycles later the state should change to "WAITO."



```
1
2 //QUESTION 3
3 assert property (@(posedge clk) $onehot(cs));
4 assert property (@(posedge clk) (cs == IDLE && ($rose(get_data))) |=> (cs == GEN_BLK_ADDR) [*64] (cs == WAITO));
5
```