

MARIAM MOHAMED MARZOUK


PROJECT

## FIFO:

```
● ● ●
```

```
1  module FIFO(FIFO_if.DUT fif);
2  localparam max_fifo_addr = $clog2(fif.FIFO_DEPTH);
3  reg [fifo.FIFO_WIDTH-1:0] mem [fifo.FIFO_DEPTH-1:0];
4  reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
5  reg [max_fifo_addr:0] count;
6  always @(posedge fif.clk or negedge fif.rst_n) begin
7      if (!fifo.rst_n) begin
8          wr_ptr <= 0;
9          fifo.overflow <= 0;
10         fifo.wr_ack <= 0;
11     end
12    else if (fifo.wr_en && count < fifo.FIFO_DEPTH) begin
13        mem[wr_ptr] <= fifo.data_in;
14        fifo.wr_ack <= 1;
15        wr_ptr <= wr_ptr + 1;
16    end else begin
17        fifo.wr_ack <= 0;
18        if (fifo.full && fifo.wr_en)
19            fifo.overflow <= 1;
20        else fifo.overflow <= 0;
21    end end
22  always @(posedge fif.clk or negedge fif.rst_n) begin
23      if (!fifo.rst_n) begin
24          rd_ptr <= 0;
25          fifo.underflow <= 0;
26          fifo.data_out <= 0;
27      end else if (fifo.rd_en && count != 0) begin
28          fifo.data_out <= mem[rd_ptr];
29          rd_ptr <= rd_ptr + 1;
30      end
31      else begin
32          if(fifo.empty && fifo.rd_en)
33              fifo.underflow <= 1;
34          else
35              fifo.underflow <= 0;
36      end end
37 // always block specialized for counter signal
38 always @(posedge fif.clk or negedge fif.rst_n) begin
39     if (!fifo.rst_n) begin
40         count <= 0;
41     end
42     else begin
43         if ( {{fifo.wr_en, fifo.rd_en} == 2'b10} && !fifo.full)
44             count <= count + 1;
45         else if ( {{fifo.wr_en, fifo.rd_en} == 2'b01} && !fifo.empty)
46             count <= count - 1;
47         else if ( {{fifo.wr_en, fifo.rd_en} == 2'b11} && fifo.full)      // priority for write operation
48             count <= count - 1;
49         else if ( {{fifo.wr_en, fifo.rd_en} == 2'b11} && fifo.empty)      // priority for read operation
50             count <= count + 1;
51     end end
52 assign fifo.full = (count == fifo.FIFO_DEPTH)? 1 : 0;
53 assign fifo.empty = (count == 0)? 1 : 0;
54 assign fifo.almostfull = (count == fifo.FIFO_DEPTH-1)? 1 : 0;
55 assign fifo.almostempty = (count == 1)? 1 : 0;
56 endmodule
57
58
59
```

## SCOREBOARD:



```
1 package FIFO_scoreboard_pkg;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh"
4 import FIFO_seq_item_pkg::*;
5 class FIFO_scoreboard extends uvm_scoreboard;
6   `uvm_component_utils(FIFO_scoreboard)
7   uvm_analysis_export #(FIFO_seq_item) sb_export;
8   uvm_tlm_analysis_fifo #(FIFO_seq_item) sb_fifo;
9   FIFO_seq_item obj;
10  parameter FIFO_WIDTH = 16;
11  parameter FIFO_DEPTH = 8;
12  bit [FIFO_WIDTH-1:0] data_out_ref;
13  bit wr_ack_ref, overflow_ref;
14  bit full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref;
15  int counter;
16  int correct_count, error_count;
17  bit [FIFO_WIDTH-1:0] queue[$];
18  localparam max_fifo_addr = $clog2(FIFO_DEPTH);
19  function void check_data(input FIFO_seq_item obj);
20    logic [6:0] flags_ref, flags_dut;
21    reference_model(obj);
22    flags_ref = {wr_ack_ref, overflow_ref, full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref};
23    flags_dut = {obj.wr_ack, obj.overflow, obj.full, obj.empty, obj.almostfull, obj.almostempty, obj.underflow};
24
25    if ((obj.data_out == data_out_ref) && (flags_dut == flags_ref)) begin
26      $display("At time = %0t , The queue = %p", $time, queue);
27      correct_count++;
28    end else begin
29      error_count++;
30      $display("At time = %0t , the outputs of the DUT don't match with the Golden model outputs", $time);
31    end
32  endfunction
33  function void flags();
34    full_ref = (counter == FIFO_DEPTH) ? 1 : 0;
35    empty_ref = (counter == 0) ? 1 : 0;
36    almostfull_ref = (counter == FIFO_DEPTH-1) ? 1 : 0;
37    almostempty_ref = (counter == 1) ? 1 : 0;
38  endfunction
39
40  function void reference_model(FIFO_seq_item F_rm);
41    fork
42      begin
43        if (!F_rm.rst_n) begin
44          wr_ack_ref = 0;
45          full_ref = 0;
46          almostfull_ref = 0;
47          overflow_ref = 0;
48          counter = 0;
49          queue.delete();
50        end else if (F_rm.wr_en && counter < F_rm.FIFO_DEPTH) begin
51          queue.push_back(F_rm.data_in);
52          wr_ack_ref = 1;
53        end else begin
54          wr_ack_ref = 0;
55          if (full_ref && F_rm.wr_en)
56            overflow_ref = 1;
57          else
58            overflow_ref = 0;
59        end
60      end
61    end
62  endfunction
```

```

1 begin
2     if (!F_rm.rst_n) begin
3         data_out_ref = 0;
4         empty_ref = 1;
5         almostempty_ref = 0;
6         underflow_ref = 0;
7     end else if (F_rm.rd_en && counter != 0) begin
8         data_out_ref = queue.pop_front();
9     end else begin
10        if (empty_ref && F_rm.rd_en)
11            underflow_ref = 1;
12        else
13            underflow_ref = 0;
14    end
15 end
16 join
17
18 if (!F_rm.rst_n) begin
19     counter = 0;
20 end else if ({F_rm.wr_en, F_rm.rd_en} == 2'b10 && !full_ref) begin
21     counter = counter + 1;
22 end else if ({F_rm.wr_en, F_rm.rd_en} == 2'b01 && !empty_ref) begin
23     counter = counter - 1;
24 end else if ({F_rm.wr_en, F_rm.rd_en} == 2'b11 && full_ref) begin
25     counter = counter - 1;
26 end else if ({F_rm.wr_en, F_rm.rd_en} == 2'b11 && empty_ref) begin
27     counter = counter + 1;
28 end
29 flags();
30 endfunction
31 function new(string name = "FIFO_scoreboard", uvm_component parent = null);
32     super.new(name,parent);
33 endfunction
34 function void build_phase(uvm_phase phase);
35     super.build_phase(phase);
36     sb_export=new("sb_export",this);
37     sb_fifo=new("sb_fifo",this);
38 endfunction
39 function void connect_phase(uvm_phase phase);
40     super.connect_phase(phase);
41     sb_export.connect(sb_fifo.analysis_export);
42 endfunction
43 task run_phase(uvm_phase phase);
44     super.run_phase(phase);
45     forever begin
46         sb_fifo.get(obj);
47         check_data(obj);
48     end
49 endtask
50 function void report_phase(uvm_phase phase);
51     super.report_phase(phase);
52     `uvm_info("report_phase", $formatf("At time %0t: Simulation Ends and Error Count=%
53 , correct=%d", error_count, correct_count), UVM_MEDIUM);
54 endfunction
55 endpackage

```

## READ\_ONLY\_SEQUENCE:



```
1  package FIFO_read_only_sequence_pkg;
2      import uvm_pkg::*;
3      `include "uvm_macros.svh"
4      import FIFO_seq_item_pkg::*;
5
6      class FIFO_read_only_sequence extends uvm_sequence #(FIFO_seq_item);
7          `uvm_object_utils(FIFO_read_only_sequence)
8
9          FIFO_seq_item seq_item;
10
11         function new(string name = "FIFO_read_only_sequence");
12             super.new(name);
13         endfunction
14
15         task body;
16             repeat(10) begin
17                 seq_item=FIFO_seq_item::type_id::create("seq_item");
18                 start_item(seq_item);
19                 assert(seq_item.randomize() with {rst_n==1; wr_en==0; rd_en==1;});
20                 finish_item(seq_item);
21             end
22         endtask
23
24     endclass
25
26 endpackage
27
28
```

## DRIVER:

```
1 package FIFO_driver_pkg;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh"
4 import FIFO_seq_item_pkg::*;

5
6 class FIFO_driver extends uvm_driver #(FIFO_seq_item);
7   `uvm_component_utils(FIFO_driver)
8
9   virtual FIFO_if FIFO_vif;
10  FIFO_seq_item stim_seq_item;
11
12  function new(string name = "FIFO_driver", uvm_component parent = null);
13    super.new(name,parent);
14  endfunction
15
16  task run_phase(uvm_phase phase);
17    super.run_phase(phase);
18    forever begin
19      stim_seq_item=FIFO_seq_item::type_id::create("stim_seq_item");
20      seq_item_port.get_next_item(stim_seq_item);
21      FIFO_vif.data_in=stim_seq_item.data_in;
22      FIFO_vif.rst_n=stim_seq_item.rst_n;
23      FIFO_vif.wr_en=stim_seq_item.wr_en;
24      FIFO_vif.rd_en=stim_seq_item.rd_en;
25      @(negedge FIFO_vif.clk);
26      seq_item_port.item_done();
27    end
28  endtask
29 endclass
30 endpackage
```

## ENVIRONMENT:

```
● ● ●

1 package FIFO_env_pkg;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh"
4 import FIFO_agent_pkg::*;
5 import FIFO_scoreboard_pkg::*;
6 import FIFO_coverage_pkg::*;
7
8 class FIFO_env extends uvm_env;
9   `uvm_component_utils(FIFO_env)
10
11   FIFO_agent agt;
12   FIFO_scoreboard sb;
13   FIFO_coverage cov;
14
15   function new(string name = "FIFO_env", uvm_component parent = null);
16     super.new(name,parent);
17   endfunction
18
19   function void build_phase(uvm_phase phase);
20     super.build_phase(phase);
21     agt=FIFO_agent::type_id::create("agt",this);
22     sb=FIFO_scoreboard::type_id::create("sb",this);
23     cov=FIFO_coverage::type_id::create("cov",this);
24   endfunction
25
26   function void connect_phase(uvm_phase phase);
27     super.connect_phase(phase);
28     agt.agt_ap.connect(sb.sb_export);
29     agt.agt_ap.connect(cov.cov_export);
30   endfunction
31 endclass
32
33 endpackage
```

## TEST:

```
● ○ ●
1   package FIFO_test_pkg;
2   import uvm_pkg::*;
3   `include "uvm_macros.svh"
4   import FIFO_env_pkg::*;
5   import FIFO_reset_sequence_pkg::*;
6   import FIFO_write_only_sequence_pkg::*;
7   import FIFO_read_only_sequence_pkg::*;
8   import FIFO_write_read_sequence_pkg::*;
9   import FIFO_config_pkg::*;
10  class FIFO_test extends uvm_component;
11      `uvm_component_utils(FIFO_test)
12      FIFO_env env;
13      FIFO_reset_sequence reset_sequence;
14      FIFO_write_only_sequence write_only_sequence;
15      FIFO_read_only_sequence read_only_sequence;
16      FIFO_write_read_sequence write_read_sequence;
17      FIFO_config FIFO_cfg;
18      function new(string name = "FIFO_test", uvm_component parent = null);
19          super.new(name,parent);
20      endfunction
21      function void build_phase(uvm_phase phase);
22          super.build_phase(phase);
23          env=FIFO_env::type_id::create("env",this);
24          reset_sequence=FIFO_reset_sequence::type_id::create("reset_sequence");
25          write_only_sequence=FIFO_write_only_sequence::type_id::create("write_only_sequence");
26          read_only_sequence=FIFO_read_only_sequence::type_id::create("read_only_sequence");
27          write_read_sequence=FIFO_write_read_sequence::type_id::create("write_read_sequence");
28          FIFO_cfg=FIFO_config::type_id::create("FIFO_cfg");
29          if (!uvm_config_db#(virtual FIFO_if)::get(this, "", "FIFO_IF", FIFO_cfg.FIFO_vif)) begin
30              `uvm_fatal("build_phase", "TEST - unable to get the IF");
31          end
32          uvm_config_db#:FIFO_config)::set(this, "*", "CFG", FIFO_cfg);
33      endfunction
34      task run_phase(uvm_phase phase);
35          super.run_phase(phase);
36          phase.raise_objection(this);
37          `uvm_info("run_phase", "Reset Asserted", UVM_LOW);
38          reset_sequence.start(env.agt.sqr);
39          `uvm_info("run_phase", "Reset De-asserted", UVM_LOW);
40          `uvm_info("run_phase", "write_only_sequence starts", UVM_LOW);
41          write_only_sequence.start(env.agt.sqr);
42          `uvm_info("run_phase", "write_only_sequence ends", UVM_LOW);
43          `uvm_info("run_phase", "read_only_sequence starts", UVM_LOW);
44          read_only_sequence.start(env.agt.sqr);
45          `uvm_info("run_phase", "read_only_sequence ends", UVM_LOW);
46          `uvm_info("run_phase", "write_read_sequence starts", UVM_LOW);
47          write_read_sequence.start(env.agt.sqr);
48          `uvm_info("run_phase", "write_read_sequence ends", UVM_LOW);
49          phase.drop_objection(this);
50      endtask
51  endclass
52 endpackage
```

TOP:

```
● ● ●
1 import uvm_pkg::*;
2 `include "uvm_macros.svh"
3 import FIFO_test_pkg::*;
4
5 module top;
6     bit clk;
7     initial begin
8         clk=0;
9         forever #1 clk=~clk;
10    end
11    FIFO_if fif(clk);
12    FIFO dut(fif);
13
14    bind FIFO FIFO_sva FIFO_sva_inst (fif, dut.count);
15
16    initial begin
17        uvm_config_db#(virtual FIFO_if)::set(null, "uvm_test_top", "FIFO_IF", fif);
18        run_test("FIFO_test");
19    end
20
21 endmodule
```

## SVA:

```
1  module FIFO_sva(FIFO_if.DUT fif, input [fifo.max_fifo_addr:0] count);
2  always_comb begin
3    if(!fifo.rst_n)
4      reset_1_assertion: assert final ((!fifo.wr_ack)&&(!fifo.overflow)&&(!fifo.underflow)&&(!count));
5      reset_1_cover: cover final ((!fifo.wr_ack)&&(!fifo.overflow)&&(!fifo.underflow)&&(!count));
6    end
7  always_comb begin
8    if((fifo.rst_n)&&(count == fifo.FIFO_DEPTH))
9      full_assertion: assert final (fifo.full);
10     full_cover: cover (fifo.full);
11   end
12  always_comb begin
13    if((fifo.rst_n)&&(count == 0))
14      empty_assertion: assert final (fifo.empty);
15      empty_cover: cover (fifo.empty);
16    end
17  always_comb begin
18    if((fifo.rst_n)&&(count == fifo.FIFO_DEPTH-1))
19      almostfull_assertion: assert final (fifo.almostfull);
20      almostfull_cover: cover (fifo.almostfull);
21    end
22  always_comb begin
23    if((fifo.rst_n)&&(count == 1))
24      almostempty_assertion: assert final (fifo.almostempty);
25      almostempty_cover: cover (fifo.almostempty);
26    end
27  property P0;
28    @(posedge fif.clk or negedge fif.rst_n)
29    (!fifo.rst_n) |-> ((!fifo.wr_ack)&&(!fifo.overflow)&&(!fifo.underflow));
30  endproperty
31  reset_clk:assert property(P0);
32  reset_clk_cover:cover property(P0);
33  property p1;
34    @(posedge fif.clk) disable iff(!fifo.rst_n)
35    (fifo.wr_en && !fifo.full) |=> fifo.wr_ack;
36  endproperty
37  write_acknowledge : assert property(p1);
38  write_acknowledge_cover : cover property(p1);
39  property p2;
40    @(posedge fif.clk) disable iff(!fifo.rst_n)
41    (fifo.empty && fif.rd_en) |=> fif.underflow;
42  endproperty
43  underflow_assertion : assert property(p2);
44  underflow_cover : cover property(p2);
45  property p3;
46    @(posedge fif.clk) disable iff(!fifo.rst_n)
47    (fifo.full && fif.wr_en) |=> fifo.overflow;
48  endproperty
49  overflow_assertion : assert property(p3);
50  overflow_cover : cover property(p3);
51  property p4;
52    @(posedge fif.clk) disable iff(!fifo.rst_n)
53    (!fifo.full && fif.wr_en && !fifo.rd_en) |=>
54    (count == $past(count) + 4'b0001);
55  endproperty
56  increment_assertion : assert property(p4);
57  increment_cover : cover property(p4);
58  property p5;
59    @(posedge fif.clk) disable iff(!fifo.rst_n)
60    (!fifo.empty && fif.rd_en && !fifo.wr_en) |=>
61    (count == $past(count) - 4'b0001);
62  endproperty
63  decrement_assertion : assert property(p5);
64  decrement_cover : cover property(p5);
65 endmodule
```

## INTERFACE:

```
● ● ●  
1 interface FIFO_if (input bit clk);  
2     parameter FIFO_WIDTH = 16;  
3     parameter FIFO_DEPTH = 8;  
4     parameter max_fifo_addr = $clog2(FIFO_DEPTH);  
5  
6     logic [FIFO_WIDTH-1:0] data_in;  
7     logic rst_n, wr_en, rd_en;  
8     logic [FIFO_WIDTH-1:0] data_out;  
9     logic wr_ack, overflow;  
10    logic full, empty, almostfull, almostempty, underflow;  
11  
12    modport DUT(  
13        input clk, data_in, rst_n, wr_en, rd_en,  
14        output data_out,wr_ack,overflow, full, empty, almostfull, almostempty, underflow  
15    );  
16  
17 endinterface
```

## SEQUENCER:

```
● ● ●  
1 package FIFO_sequencer_pkg;  
2 import uvm_pkg::*;  
3 `include "uvm_macros.svh"  
4 import FIFO_seq_item_pkg::*;  
5  
6 class FIFO_sequencer extends  #(FIFO_seq_item);  
7     `uvm_component_utils(FIFO_sequencer)  
8  
9     function new(string name = "FIFO_sequencer", uvm_component parent = null);  
10        super.new(name,parent);  
11        endfunction  
12  
13    endclass  
14  
15 endpackage
```

## WRITE\_SEQUENCE:

```
● ● ●
1 package FIFO_write_only_sequence_pkg;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh"
4 import FIFO_seq_item_pkg::*;

5
6 class FIFO_write_only_sequence extends uvm_sequence #(FIFO_seq_item);
7   `uvm_object_utils(FIFO_write_only_sequence)
8
9   FIFO_seq_item seq_item;
10
11   function new(string name = "FIFO_write_only_sequence");
12     super.new(name);
13   endfunction
14
15   task body;
16     repeat(10) begin
17       seq_item=FIFO_seq_item::type_id::create("seq_item");
18       start_item(seq_item);
19       assert(seq_item.randomize() with {rst_n==1; wr_en==1; rd_en==0});
20       finish_item(seq_item);
21     end
22   endtask
23
24 endclass
25
26 endpackage
27
28
```

## CONFIG:

```
● ● ●
1 package FIFO_config_pkg;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh"
4
5 class FIFO_config extends uvm_object;
6   `uvm_object_utils(FIFO_config)
7
8   virtual FIFO_if FIFO_vif;
9
10  function new(string name = "FIFO_config");
11    super.new(name);
12  endfunction
13
14 endclass
15
16 endpackage
```

## AGENT:


```
● ● ●
1 package FIFO_agent_pkg;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh"
4 import FIFO_sequencer_pkg::*;
5 import FIFO_driver_pkg::*;
6 import FIFO_monitor_pkg::*;
7 import FIFO_config_pkg::*;
8 import FIFO_seq_item_pkg::*;

10 class FIFO_agent extends uvm_agent;
11     `uvm_component_utils(FIFO_agent)
12
13     FIFO_sequencer sqr;
14     FIFO_driver drv;
15     FIFO_monitor mon;
16     FIFO_config FIFO_cfg;
17     uvm_analysis_port #(FIFO_seq_item) agt_ap;
18
19     function new(string name = "FIFO_agent", uvm_component parent = null);
20         super.new(name,parent);
21     endfunction
22
23     function void build_phase(uvm_phase phase);
24         super.build_phase(phase);
25         sqr=FIFO_sequencer::type_id::create("sqr",this);
26         drv=FIFO_driver::type_id::create("drv",this);
27         mon=FIFO_monitor::type_id::create("mon",this);
28         agt_ap=new("agt_ap",this);
29
30         if ( !uvm_config_db#(FIFO_config)::get(this, "", "CFG", FIFO_cfg) ) begin
31             `uvm_fatal("build_phase", "AGENT - unable to get the IF");
32         end
33
34     endfunction
35
36     function void connect_phase(uvm_phase phase);
37         super.connect_phase(phase);
38         drv.FIFO_vif=FIFO_cfg.FIFO_vif;
39         mon.FIFO_vif=FIFO_cfg.FIFO_vif;
40         drv.seq_item_port.connect(sqr.seq_item_export);
41         mon.mon_ap.connect(agt_ap);
42     endfunction
43 endclass
44
45 endpackage
```

## SEQ\_ITEM:

```
1 package FIFO_seq_item_pkg;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh"
4 class FIFO_seq_item extends uvm_sequence_item;
5   `uvm_object_utils(FIFO_seq_item)
6   parameter FIFO_WIDTH = 16;
7   parameter FIFO_DEPTH = 8;
8   rand Logic [FIFO_WIDTH-1:0] data_in;
9   rand Logic [FIFO_WIDTH-1:0] data_out;
10  logic wr_ack, overflow,underflow;
11  logic full, empty, almostfull, almostempty;
12  int WR_EN_ON_DIST= 70;
13  int RD_EN_ON_DIST= 30;
14  constraint rst_c { rst_n dist {0:#2, 1:#98}; }
15  constraint wr_en_c { wr_en dist {1:#WR_EN_ON_DIST, 0:#100-WR_EN_ON_DIST}; }
16  constraint rd_en_c { rd_en dist {1:#RD_EN_ON_DIST, 0:#100-RD_EN_ON_DIST}; }
17  function new(string name = "FIFO_seq_item");
18    super.new(name);
19  endfunction
20
21  function string convert2string();
22    return $sformatf("%s reset=0b%0b, wr_en=0b%0b, rd_en=0b%0b, data_in=0x%0x,data_out=0x%0x, full=0b%0b, empty=0b%0b", super.convert2string(),
23      rst_n, wr_en, rd_en, data_in,data_out, full, empty);
24  endfunction
25
26  function string convert2string_stimulus();
27    return $sformatf("reset=0b%0b, wr_en=0b%0b, rd_en=0b%0b, data_in=0x%0x",rst_n, wr_en, rd_en, data_in);
28  endfunction
29
30  endclass
31 endpackage
```

## COVERAGE:



```
1 package FIFO_coverage_pkg;
2   import uvm_pkg::*;
3   `include "uvm_macros.svh"
4   import FIFO_seq_item_pkg::*;
5   class FIFO_coverage extends uvm_component;
6     `uvm_component_utils(FIFO_coverage)
7     uvm_analysis_export #(FIFO_seq_item) cov_export;
8     uvm_tlm_analysis_fifo #(FIFO_seq_item) cov_fifo;
9     FIFO_seq_item cvg;
10    covergroup cg;
11      // Coverpoints
12      wr_en_cp: coverpoint cvg.wr_en;
13      rd_en_cp: coverpoint cvg.rd_en;
14      wr_ack_cp: coverpoint cvg.wr_ack;
15      overflow_cp: coverpoint cvg.overflow;
16      underflow_cp: coverpoint cvg.underflow;
17      full_cp: coverpoint cvg.full;
18      almostfull_cp: coverpoint cvg.almostfull;
19      empty_cp: coverpoint cvg.empty;
20      almostempty_cp: coverpoint cvg.almostempty;
21      // Crosses
22      WRITE_READ_WRACK_CROSS: cross wr_en_cp, rd_en_cp, wr_ack_cp{
23        ignore_bins WRITE0_READ1_WRACK1 = binsof(wr_en_cp).intersect(0) && binsof(rd_en_cp).intersect(1) && binsof(wr_ack_cp).intersect(1);
24        ignore_bins WRITE0_READ0_WRACK1 = binsof(wr_en_cp).intersect(0) && binsof(rd_en_cp).intersect(0) && binsof(wr_ack_cp).intersect(1);
25      }
26      WRITE_READ_OVERFLOW_CROSS: cross wr_en_cp, rd_en_cp, overflow_cp{
27        ignore_bins WRITE0_READ1_OVERFLOW1 = binsof(wr_en_cp).intersect(0) && binsof(rd_en_cp).intersect(1) && binsof(overflow_cp).intersect(1);
28        ignore_bins WRITE0_READ0_OVERFLOW1 = binsof(wr_en_cp).intersect(0) && binsof(rd_en_cp).intersect(0) && binsof(overflow_cp).intersect(1);
29      }
30      WRITE_READ_UNDERFLOW_CROSS: cross wr_en_cp, rd_en_cp, underflow_cp {
31        ignore_bins WRITE1_READ0_UNDERFLOW1 = binsof(wr_en_cp).intersect(1) && binsof(rd_en_cp).intersect(0) && binsof(underflow_cp).intersect(1);
32        ignore_bins WRITE0_READ0_UNDERFLOW1 = binsof(wr_en_cp).intersect(0) && binsof(rd_en_cp).intersect(0) && binsof(underflow_cp).intersect(1);
33      }
34      WRITE_READ_FULL_CROSS: cross wr_en_cp, rd_en_cp, full_cp {
35        ignore_bins WRITE1_READ0_FULL1 = binsof(wr_en_cp).intersect(1) && binsof(rd_en_cp).intersect(1) && binsof(full_cp).intersect(1);
36        ignore_bins WRITE0_READ1_FULL1 = binsof(wr_en_cp).intersect(0) && binsof(rd_en_cp).intersect(1) && binsof(full_cp).intersect(1);
37      }
38      WRITE_READ_EMPTY_CROSS: cross wr_en_cp, rd_en_cp, empty_cp;
39      WRITE_READ_ALMOST_FULL_CROSS: cross wr_en_cp, rd_en_cp, almostfull_cp;
40      WRITE_READ_ALMOST_EMPTY_CROSS: cross wr_en_cp, rd_en_cp, almostempty_cp;
41    endgroup : CG
42    function new(string name = "FIFO_coverage", uvm_component parent = null);
43      super.new(name,parent);
44      cg=new();
45    endfunction
46    function void build_phase(uvm_phase phase);
47      super.build_phase(phase);
48      cov_export=new("cov_export",this);
49      cov_fifo=new("cov_fifo",this);
50    endfunction
51    function void connect_phase(uvm_phase phase);
52      super.connect_phase(phase);
53      cov_export.connect(cov_fifo.analysis_export);
54    endfunction
55    task run_phase(uvm_phase phase);
56      super.run_phase(phase);
57      forever begin
58        cov_fifo.get(cvg);
59        cg.sample();
60      end
61    endtask
62  endclass
63 endpackage
```

## WRITE\_READ\_SEQ:

```
 1  package FIFO_write_read_sequence_pkg;
 2  import uvm_pkg::*;
 3  `include "uvm_macros.svh"
 4  import FIFO_seq_item_pkg::*;
 5
 6  class FIFO_write_read_sequence extends uvm_sequence #(FIFO_seq_item);
 7    `uvm_object_utils(FIFO_write_read_sequence)
 8
 9    FIFO_seq_item seq_item;
10
11   function new(string name = "FIFO_write_read_sequence");
12     super.new(name);
13   endfunction
14
15   task body;
16     repeat(10000) begin
17       seq_item=FIFO_seq_item::type_id::create("seq_item");
18       start_item(seq_item);
19       assert(seq_item.randomize());
20       finish_item(seq_item);
21     end
22   endtask
23
24 endclass
25
26 endpackage
27
28
```

## RESET\_SEQUENCE:

```
● ● ●

1 package FIFO_reset_sequence_pkg;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh"
4 import FIFO_seq_item_pkg::*;

5
6 class FIFO_reset_sequence extends uvm_sequence #(FIFO_seq_item);
7   `uvm_object_utils(FIFO_reset_sequence)
8
9   FIFO_seq_item seq_item;
10
11  function new(string name = "FIFO_reset_sequence");
12    super.new(name);
13  endfunction
14
15  task body;
16    seq_item=FIFO_seq_item::type_id::create("seq_item");
17    start_item(seq_item);
18    seq_item.rst_n=0;
19    finish_item(seq_item);
20  endtask
21
22 endclass
23
24 endpackage
```

## MONITOR:

```
1 package FIFO_monitor_pkg;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh"
4 import FIFO_seq_item_pkg::*;

5 class FIFO_monitor extends uvm_monitor;
6   `uvm_component_utils(FIFO_monitor)
7
8   virtual FIFO_if FIFO_vif;
9   FIFO_seq_item rsp_seq_item;
10
11  uvm_analysis_port #(FIFO_seq_item) mon_ap;
12
13  function new(string name = "FIFO_monitor", uvm_component parent = null);
14    super.new(name,parent);
15  endfunction
16
17  function void build_phase(uvm_phase phase);
18    super.build_phase(phase);
19    mon_ap=new("mon_ap",this);
20  endfunction
21
22
23  task run_phase(uvm_phase phase);
24    super.run_phase(phase);
25    forever begin
26      rsp_seq_item=FIFO_seq_item::type_id::create("rsp_seq_item");
27      @(negedge FIFO_vif.clk);
28      // outputs
29      rsp_seq_item.data_out=FIFO_vif.data_out;
30      rsp_seq_item.wr_ack=FIFO_vif.wr_ack;
31      rsp_seq_item.overflow=FIFO_vif.overflow;
32      rsp_seq_item.full=FIFO_vif.full;
33      rsp_seq_item.empty=FIFO_vif.empty;
34      rsp_seq_item.almostfull=FIFO_vif.almostfull;
35      rsp_seq_item.almostempty=FIFO_vif.almostempty;
36      rsp_seq_item.underflow=FIFO_vif.underflow;
37      // inputs
38      rsp_seq_item.data_in=FIFO_vif.data_in;
39      rsp_seq_item.wr_en=FIFO_vif.wr_en;
40      rsp_seq_item.rd_en=FIFO_vif.rd_en;
41      rsp_seq_item.rst_n=FIFO_vif.rst_n;
42      mon_ap.write(rsp_seq_item);
43      `uvm_info("run_phase", rsp_seq_item.convert2string(), UVM_HIGH);
44    end
45  endtask
46
47 endClass
48 endpackage
```

## CODE COVERAGE:

```
Coverage Report Summary Data by DU
=====
--- Design Unit: work.FIFO ---
=====
Enabled Coverage      Bins    Hits    Misses   Coverage
-----      -----    ----    -----   -----
Branches            25      25      0     100.00%
Conditions          24      24      0     100.00%
Statements          28      28      0     100.00%
Toggles             20      20      0     100.00%
=====
Total Coverage By Design Unit (filtered view): 100.00%
```

## RUN DO:

```
\vlib work
vlog -f src_files.list -mfcu +cover -covercells
vsim -voptargs=+acc work.top -cover -classdebug -uvmcontrol=all
add wave /top/fif/*
coverage save top.ucdb -onexit
coverage exclude -src FIFO.svh -line 22 -code c
coverage exclude -src FIFO.svh -line 40 -code c
run -all
```

## FUNCTIONAL COVERAGE:

```
DIRECTIVE COVERAGE:
-----
Name          Design Design Lang File(Line)    Hits Status
Unit          Unitype
-----
/top/dut/FIFO_sva_inst/reset_1_cover  FIFO_sva Verilog SVA D:/Verification course/F PROJECT/FIFO_SVA.svh(6)
                                                432 Covered
/top/dut/FIFO_sva_inst/full_cover     FIFO_sva Verilog SVA D:/Verification course/F PROJECT/FIFO_SVA.svh(12)
                                                1361 Covered
/top/dut/FIFO_sva_inst/empty_cover    FIFO_sva Verilog SVA D:/Verification course/F PROJECT/FIFO_SVA.svh(18)
                                                425 Covered
/top/dut/FIFO_sva_inst/almostfull_cover FIFO_sva Verilog SVA D:/Verification course/F PROJECT/FIFO_SVA.svh(24)
                                                1671 Covered
/top/dut/FIFO_sva_inst/almostempty_cover FIFO_sva Verilog SVA D:/Verification course/F PROJECT/FIFO_SVA.svh(30)
                                                270 Covered
/top/dut/FIFO_sva_inst/reset_clk_cover FIFO_sva Verilog SVA D:/Verification course/F PROJECT/FIFO_SVA.svh(39)
                                                197 Covered
/top/dut/FIFO_sva_inst/write_acknowledge_cover FIFO_sva Verilog SVA D:/Verification course/F PROJECT/FIFO_SVA.svh(45)
                                                4030 Covered
/top/dut/FIFO_sva_inst/underflow_cover   FIFO_sva Verilog SVA D:/Verification course/F PROJECT/FIFO_SVA.svh(52)
                                                96 Covered
/top/dut/FIFO_sva_inst/overflow_cover    FIFO_sva Verilog SVA D:/Verification course/F PROJECT/FIFO_SVA.svh(59)
                                                2774 Covered
/top/dut/FIFO_sva_inst/increment_cover  FIFO_sva Verilog SVA D:/Verification course/F PROJECT/FIFO_SVA.svh(67)
                                                2812 Covered
/top/dut/FIFO_sva_inst/decrement_cover  FIFO_sva Verilog SVA D:/Verification course/F PROJECT/FIFO_SVA.svh(75)
                                                864 Covered
/FIFO_scoreboard_pkg/FIFO_scoreboard/check_data/outputs_check_cover FIFO_scoreboard_pkg Verilog SVA D:/Verification course/F PROJECT/FIFO_SCOREBOARD.svh(75)
                                                               10021 Covered

TOTAL DIRECTIVE COVERAGE: 100.00% COVERS: 12
Total Coverage By Instance (filtered view): 100.00%
```

## SRC:

```
FIFO.svh
FIFO_INTERFACE.svh
FIFO_CONFIG.svh
FIFO_SEQ_ITEM.svh
FIFO_DRIVER.svh
FIFO_MONITOR.svh
FIFO_SEQUENCER.svh
FIFO_AGENT.svh
FIFO_COVERAGE_COLLECTOR.svh
FIFO_SCOREBOARD.svh
FIFO_ENV.svh
FIFO_RD_ONLY.svh
FIFO_RST.svh
FIFO_WR_ONLY.svh
FIFO_WR_RD.svh
FIFO_TEST.svh
FIFO_SVA.svh
FIFO_TOP.svh
```

Description	Assertion
FIFO reset clears wr_ack, overflow, and underflow	@(posedge fif.clk or negedge fif.rst_n) (!fif.rst_n)
FIFO is full	@(posedge fif.clk) disable iff(!fif.rst_n) (count == fif.FIFO_DEPTH)
FIFO is empty	@(posedge fif.clk) disable iff(!fif.rst_n) (count == 0)
FIFO is almost full	@(posedge fif.clk) disable iff(!fif.rst_n) (count == fif.FIFO_DEPTH-1)
FIFO is almost empty	@(posedge fif.clk) disable iff(!fif.rst_n) (count == 1)
Write acknowledge when write enabled and not full	@(posedge fif.clk) disable iff(!fif.rst_n) (fif.wr_en && !fif.full)
Underflow occurs on read when FIFO empty	@(posedge fif.clk) disable iff(!fif.rst_n) (fif.empty && fif.rd_en)
Overflow occurs on write when FIFO full	@(posedge fif.clk) disable iff(!fif.rst_n) (fif.full && fif.wr_en)
Increment count on write when not full and no read	@(posedge fif.clk) disable iff(!fif.rst_n) (!fif.full && fif.wr_en && !fif.rd_en)
Decrement count on read when not empty and no write	@(posedge fif.clk) disable iff(!fif.rst_n) (!fif.empty && fif.rd_en && !fif.wr_en)

Test ID		Expected Behavior	Correction
<b>Test ID: 1</b> Description: When FIFO is empty, wr_ack and underflow are not properly reset.			
1	Unhandled simultaneous read_enable and write_enable cases:	Case 1: If FIFO is empty, only write should take place. Case 2: If FIFO is full, only read should occur.	Ensure overflow, wr_ack, and underflow signals are explicitly reset to 0 in the reset handling block. data_out should remain unaffected by reset.
2	underflow signal is treated as combinational but should be sequential.	underflow should be set on the next clock cycle if a read operation occurs on an empty FIFO.	Update the Fifo model to check full and empty flags when both read_enable and write_enable are high, prioritizing the following: - If empty: Execute only write. - If full: Execute only read.
3	almostfull flag depth condition is incorrect, defined as FIFO_DEPTH - 2 instead of FIFO_DEPTH - 1	almostfull should trigger when the FIFO reaches a count of FIFO_DEPTH - 1.	Implement underflow as a sequential signal by adding a clocked process, so it activates only on the following clock cycle when read_enable is asserted while FIFO is empty.
4			Modify the almostfull flag condition to activate at FIFO_DEPTH - 1 instead of FIFO_DEPTH - 2, ensuring it reflects the FIFO's near-full status accurately.

Verification Plan		Description	Stimulus Generation	Functional Coverage	Functionality Check
FIFO_1		empty should not be HIGH if write enable is HIGH.	Randomization on wr_en under constraint that write occurs more than read.	Included as cross cover for wr_en and empty.	Output checked against golden model and also with assertion.
FIFO_2		full should not be HIGH if read enable is HIGH	Randomization on rd_en under constraint that write occurs more than read.	Included as cross cover for rd_en and full.	Output checked against golden model and also with assertion.
FIFO_3		overflow should not be HIGH if write enable is LOW	Randomization on wr_en under constraint that write occurs more than read.	Included as cross cover for wr_en and overflow.	Output checked against golden model and also with assertion.
FIFO_4		underflow should not be HIGH if read enable is LOW	Randomization on rd_en under constraint that write occurs more than read.	Included as cross cover for wr_en and underflow.	Output checked against golden model and also with assertion.
FIFO_5		write ack should not be HIGH if write enable is LOW.	Randomization on wr_en under constraint that write occurs more than read.	Included as cross cover for wr_en and wr_ack.	Output checked against golden model and also with assertion.
FIFO_6		If both read enable and write enable are HIGH and FIFO is full, only read should occur.	Randomization on wr_en and rd_en under constraint that write occurs more than read.	Included as cross cover for wr_en, rd_en, and all output flags.	Output checked against golden model and also with assertion.
FIFO_7		If both read enable and write enable are HIGH and FIFO is empty, only write should occur	Randomization on wr_en and rd_en under constraint that write occurs more than read.	Included as cross cover for wr_en, rd_en, and all output flags.	Output checked against golden model and also with assertion.
FIFO_8		If both read enable and write enable are HIGH and FIFO is neither full nor empty, both should occur.	Randomization on wr_en and rd_en under constraint that write occurs more than read.	Included as cross cover for wr_en, rd_en, and all output flags.	Output checked against golden model and also with assertion.
FIFO_9		If reset is asserted, all output flags should be LOW.	Randomization on rst_n with constraint that reset is deasserted most of the time	Not included.	Output checked against golden model and also with assertion.

# PRINT:

```
***** IMPORTANT RELEASE NOTES *****

You are using a version of the UVM library that has been compiled
with `UVM_NO_DEPRECATED` undefined.
See https://www.eda.org/svndb/view.php?id=3313 for more details.

You are using a version of the UVM library that has been compiled
with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR` undefined.
See https://www.eda.org/svndb/view.php?id=3770 for more details.


(Deprecated +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) # 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) # 0: reporter [Questa UVM] questauvm::init(+struct)
UVM_INFO # 0: reporter [BNTEST] Running test FIFO_test...
UVM_INFO D:/Verification/course/F_PROJECT/FIFO_TEST.svh(37) # 0: uvm_test_top [run_phase] Reset Asserted
UVM_INFO D:/Verification/course/F_PROJECT/FIFO_TEST.svh(39) # 2: uvm_test_top [run_phase] Reset De-asserted
UVM_INFO D:/Verification/course/F_PROJECT/FIFO_TEST.svh(40) # 2: uvm_test_top [run_phase] write_only_sequence starts
UVM_INFO D:/Verification/course/F_PROJECT/FIFO_TEST.svh(42) # 22: uvm_test_top [run_phase] write_only_sequence ends
UVM_INFO D:/Verification/course/F_PROJECT/FIFO_TEST.svh(43) # 22: uvm_test_top [run_phase] read_only_sequence starts
UVM_INFO D:/Verification/course/F_PROJECT/FIFO_TEST.svh(45) # 42: uvm_test_top [run_phase] read_only_sequence ends
UVM_INFO D:/Verification/course/F_PROJECT/FIFO_TEST.svh(46) # 42: uvm_test_top [run_phase] write_read_sequence starts
UVM_INFO D:/Verification/course/F_PROJECT/FIFO_TEST.svh(48) # 20042: uvm_test_top [run_phase] write_read_sequence ends
UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) # 20042: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO D:/Verification/course/F_PROJECT/SCOREBOARD.svh(39) # 20042: uvm_test_top.env.sv [report_phase] At time 20042: Simulation Ends and Error Count= 0, Correct Count= 10021


--- UVM Report Summary ---

** Report counts by severity
UVM_INFO : 13
UVM_WARNING : 0
UVM_ERROR : 0
UVM_FATAL : 0
** Report counts by id
[Questa UVM] 2
[BNTEST] 1
[TEST_DONE] 1
[report_phase] 1
[run_phase] 8
** Note: $finish : C:/questasim64_2021.1/win64/..//verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
Time: 20042 ns Iteration: 61 Instance: /top
```


# UVM Block :




# Read Sequence in Waveform :



# Write Sequence in Waveform :



## Write Read Sequence in Waveform :



## Reset Sequence in Waveform :

