MARIAM MOHAMED MARZOUK

ASSIGNMENT_5

I. RTL Design

```
module ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, clk, rst, direction, leds, out);
parameter INPUT_PRIORITY = "A";
parameter FULL_ADDER = "ON";
input clk, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
input [2:0] opcode;
input signed cin;
input signed [2:0] A, B;
output reg [15:0] leds;
output reg signed [5:0] out;
reg red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
reg [2:0] opcode_reg;
reg signed [2:0] A_reg, B_reg;
reg signed [1:0] cin_reg ;
wire invalid_red_op, invalid_opcode, invalid;
//Invalid handling
assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
assign invalid = invalid_red_op | invalid_opcode;
//Registering input signals
always @(posedge clk or posedge rst) begin
  if(rst) begin
     cin_reg <= 0;
     red_op_B_reg <= 0;
     red_op_A_reg <= 0;
     bypass_B_reg <= 0;
     bypass_A_reg <= 0;
     direction_reg <= 0;
     serial_in_reg <= 0;
     opcode_reg <= 0;
     A_reg <= 0;
     B_reg <= 0;
  end else begin
     cin_reg <= cin;
     red_op_B_reg <= red_op_B;
     red_op_A_reg <= red_op_A;
     bypass_B_reg <= bypass_B;
     bypass_A_reg <= bypass_A;
          direction_reg <= direction;
          serial_in_reg <= serial_in;
          opcode_reg <= opcode;
          A_reg <= A;
          B_reg <= B;
     end
  end
  //leds output blinking
  always @(posedge clk or posedge rst) begin
    if(rst) begin
        leds <= 0;
    end else begin
         if (invalid)
           leds <= ~leds;
         else
           leds <= 0;
    end
  end
  //ALSU output processing
  always @(posedge clk or posedge rst) begin
    if(rst) begin
      out <= 0;
    end
    else begin
      if (invalid)
           out <= 0;
      else if (bypass_A_reg && bypass_B_reg)
        out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;
      else if (bypass_A_reg)
        out <= A_reg;
      else if (bypass_B_reg)
        out <= B_reg;
      else begin
           case (opcode_reg)
    3'h0: begin
      if (red_op_A_reg && red_op_B_reg)
```

```
74        out <= (INPUT_PRIORITY == "A") ? |A_reg : |B_reg;
75      else if (red_op_A_reg)
76        out <= |A_reg;
77      else if (red_op_B_reg)
78        out <= |B_reg;
79      else
80        out <= A_reg | B_reg;
81    end
82    3'h1: begin
83      if (red_op_A_reg && red_op_B_reg)
84        out <= (INPUT_PRIORITY == "A") ? ^A_reg : ^B_reg;
85      else if (red_op_A_reg)
86        out <= ^A_reg;
87      else if (red_op_B_reg)
88        out <= ^B_reg;
89      else
90        out <= A_reg ^ B_reg;
91    end
92          3'h2: begin
93             if (FULL_ADDER == "ON")
94             out <= A_reg + B_reg + cin_reg;
95             else out <= A_reg + B_reg;
96          end
97          3'h3: out <= A_reg * B_reg;
98          3'h4: begin
99            if (direction_reg)
100             out <= {out[4:0], serial_in_reg};
101           else
102             out <= {serial_in_reg, out[5:1]};
103         end
104         3'h5: begin
105           if (direction_reg)
106             out <= {out[4:0], out[5]};
107           else
108             out <= {out[0], out[5:1]};
109         end
```

```
109             end
110              default : out <= 0;
111
112           endcase
113       end
114     end
115   end
116   endmodule
```

Part 1

Assignment 5 - UVM

This assignment is to practice writing a UVM testbench environment for the ALSU design. Check the notes and classwork codes uploaded on Google classroom to do the assignment. The ALSU design was shared in assignment 3. The assignment will be split into three parts. Use a do file in the 3 parts (I have attached a do file for you to use and modify). Don't forget to import uvm_pkg and uvm_macros in **all** files. **Each class created will be in a separate file and in a package.**

Part #1:

In this part, you will create a top module that will start a UVM test. UVM test will build the UVM environment and then displays a message.

Files to create:

1. top module
2. alsu_test
3. alsu_env

Steps:

1. Create top module where you will instantiate the DUT, interface, assign the interface to the DUT, generate the clock and in an initial block use the global task run_test to run your uvm test environment (alsu_test).
2. Create a class named alsu_test in a separate file in a package, Inside the test class, you will build the environment component (alsu_env) in the build_phase. In the run phase, raise the objection to display a message "Inside the ALSU test" using `uvm_info. Drop the objection after it. Don't forget to import the alsu_env package.
3. Create a class named alsu_env. No phases will be overridden in the environment.

Deliverables:

1. Simulate the top module and make sure that the message is displayed. Take a screenshot to use it in your PDF.

II. Test Package

```
1  package alsu_test_pkg;
2  import uvm_pkg::*;
3  import alsu_env_pkg::*;
4  `include "uvm_macros.svh"
5  class alsu_test extends uvm_test;
6  `uvm_component_utils(alsu_test)
7  alsu_env env;
8  function new(string name = "alsu_test", uvm_component parent = null);
9  super. new(name, parent);
10 endfunction
11 function void build_phase(uvm_phase phase);
12 super.build_phase (phase);
13 env = alsu_env::type_id::create("env",this);
14 endfunction
15 task run_phase(uvm_phase phase);
16 super. run_phase(phase);
17 phase. raise_objection(this);
18 #100; `uvm_info("run_phase","inside the ALSU test",UVM_MEDIUM)
19 phase. drop_objection(this);
20 endtask
21 endclass
22 endpackage
23
```

III. Environmental package

```
package alsu_env_pkg;
import uvm_pkg::*;
`include "uvm_macros.svh"
class alsu_env extends uvm_env;
`uvm_component_utils(alsu_env)
function new (string name = "alsu_env", uvm_component parent = null);
super. new(name, parent);
endfunction
function void build_phase(uvm_phase phase);
super. build_phase(phase);
endfunction
endclass
endpackage
```

IV. Interface Module

```
interface alsu_if (clk);
input clk;
logic rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
logic [2: 0] opcode;
logic signed [2: 0] A, B;
logic [15: 0] leds;
logic signed [5: 0] out;
endinterface
```

V. Top Module

```
1  import uvm_pkg::*;
2  import alsu_test_pkg::*;
3  `include "uvm_macros.svh"
4  module top ();
5  bit clk;
6  initial
7  begin
8  clk = 0;
9  forever
10 #1 clk = ~clk;
11 end
12 alsu_if f1(clk);
13 ALSU DUT(f1.A, f1.B, f1.cin, f1.serial_in, f1.red_op_A, f1.red_op_B, f1.opcode,
14 f1.bypass_A, f1.bypass_B, f1.clk, f1.rst, f1.direction, f1.leds, f1.out);
15 initial
16 begin
17 run_test("alsu_test");
18 end
19 endmodule
20
```

VI. Print

```
----------------------------------------------------------------
UVM-1.1d
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
UVM_INFO @ 0: reporter [RNTST] Running test alsu_test...
UVM_INFO D:\Verification course\assignment 5\part1\alsu_test_pkg.sv(18) @ 100: uvm_test_top [run_phase] inside the ALSU test
UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 100: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :    5
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[Questa UVM]     2
[RNTST]     1
[TEST_DONE]     1
[run_phase]     1
** Note: $finish    : C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
   Time: 100 ns  Iteration: 54  Instance: /top
1
```

VII. Do file

```
vlib work
vlog -f src_files.list
vsim -voptargs=+acc work.top -classdebug -uvmcontrol=all
add wave /top/f1/*
run -all
```

VIII. SRC Files

```
ALSU.v
alsu_if.sv
alsu_env_pkg.sv
alsu_test_pkg.sv
top.sv
```

IX. Waveform



Part 2

In this part, you will pass the virtual interface to the UVM driver to drive the interface.

Files to create:

1. top module
2. alsu_test
3. alsu_env
4. alsu_driver

Steps:

1. Create top module where you will instantiate the DUT, interface, assign the interface to the DUT, generate the clock. Inside the initial block, set the virtual interface in the configuration database (uvm_config_db) using the set method then use the global task run_test to run your uvm test environment (alsu_test).
2. Create a class named alsu_test in a separate file in a package, Inside the test class
    a. Declare a virtual interface named **alsu_test_vif** and handle of the alsu_env
    b. In the build_phase, you will do the following
        i. Retrieve the virtual interface from the configuration database (uvm_config_db) and pass the value of the virtual interface to **alsu_test_vif**
        ii. Set the virtual interface **alsu_test_vif** in the configuration database to all the components under the test class so that any component can retrieve it.
        iii. Build the environment component (alsu_env).
    c. In the run phase, raise the objection, wait for #100 then display a message "Inside the ALSU test" using `uvm_info. Drop the objection after it. Don't forget to import the alsu_env package.
3. Create a class named alsu_env. Inside the build_phase, build the driver (Don't forget to import the driver package)
4. Create a class named alsu_driver extends uvm_driver
    a. Declare a virtual interface named **alsu_driver_vif**
    b. In the build_phase:
        i. Retrieve the virtual interface set by the alsu_test from the configuration database (uvm_config_db) and pass the value of the virtual interface to **alsu_driver_vif**
    c. In the run_phase:
        i. Reset the ALSU, then in a forever loop use $random to randomize the inputs of the ALSU using the virtual interface **alsu_driver_vif.**

Deliverables:

1. Simulate the top module and make sure that the message is displayed. Take a screenshot to use it in your PDF.
2. Add the signals of the interface to wave and make sure that the inputs are driven. Take a screenshot and add it to you PDF.

I. Test Package

```
package alsu_test_pkg;
import uvm_pkg::*;
import alsu_env_pkg::*;
`include "uvm_macros.svh"
class alsu_test extends uvm_test;
`uvm_component_utils(alsu_test)
alsu_env env;
virtual alsu_if alsu_test_vif;
function new(string name = "alsu_test", uvm_component parent = null);
super.new(name,parent);
endfunction
function void build_phase(uvm_phase phase);
super. build_phase (phase);
env = alsu_env::type_id:: create("env",this);
 if (!uvm_config_db#(virtual alsu_if)::get(this, "", "ALSU_IF", alsu_test_vif)) begin
      `uvm_fatal("NOVIF", "Virtual interface ALSU_IF not found!")
   end
uvm_config_db#(virtual alsu_if)::set(this, "*", "ALSU_IF_2", alsu_test_vif);
endfunction
task run_phase(uvm_phase phase);
super.run_phase(phase);
phase.raise_objection(this);
#100; `uvm_info("run_phase","inside the ALSU test",UVM_MEDIUM)
phase.drop_objection(this);
endtask
endclass
endpackage

```

II. Environmental package

```
package alsu_env_pkg;
import alsu_driver_pkg::*;
import uvm_pkg::*;
`include "uvm_macros.svh"
class alsu_env extends uvm_env;
`uvm_component_utils(alsu_env)
alsu_driver driver;
function new (string name = "alsu_env", uvm_component parent = null);
super.new(name,parent);
endfunction
function void build_phase(uvm_phase phase);
super.build_phase(phase);
driver = alsu_driver::type_id::create("driver",this);
endfunction
endclass
endpackage


```

III. Driver Package

```
package alsu_driver_pkg;
import uvm_pkg::*;
`include "uvm_macros.svh"
class alsu_driver extends uvm_driver;
`uvm_component_utils(alsu_driver)
virtual alsu_if alsu_driver_vif;
function new(string name = "alsu_driver", uvm_component parent = null);
super.new(name,parent);
endfunction
function void build_phase(uvm_phase phase);
super.build_phase(phase);
 if (!uvm_config_db#(virtual alsu_if)::get(this, "", "ALSU_IF", alsu_driver_vif)) begin
        `uvm_fatal("NOVIF", "Virtual interface ALSU_IF not found!")
      end
endfunction
task run_phase(uvm_phase phase);
alsu_driver_vif.rst = 1;
@(negedge alsu_driver_vif.clk);
alsu_driver_vif.rst = 0;
forever begin
@(negedge alsu_driver_vif. clk);
alsu_driver_vif.A = $random;
alsu_driver_vif.B = $random;
alsu_driver_vif.cin = $random;
alsu_driver_vif.opcode = $random;
alsu_driver_vif.bypass_A = $random;
alsu_driver_vif.bypass_B = $random;
alsu_driver_vif.red_op_A = $random;
alsu_driver_vif.red_op_B = $random;
alsu_driver_vif.direction = $random;
alsu_driver_vif.serial_in = $random;
end
endtask
endclass
endpackage

```

IV. Interface Module

```
interface alsu_if (clk);
input clk;
logic rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
logic [2: 0] opcode;
logic signed [2: 0] A, B;
logic [15: 0] leds;
logic signed [5: 0] out;
endinterface

```

V. Top module

```
import uvm_pkg::*;
import alsu_test_pkg::*;
`include "uvm_macros.svh"
module top ();
bit clk;
initial
begin
clk = 0;
forever
#1 clk = ~clk;
end
alsu_if f1(clk);
ALSU DUT(f1. A, f1. B, f1. cin, f1. serial_in, f1. red_op_A, f1. red_op_B, f1. opcode, f1. bypass_A,
f1. bypass_B, f1. clk, f1. rst, f1. direction, f1. leds, f1. out);
initial
begin
uvm_config_db #(virtual alsu_if):: set(null,"*","ALSU_IF", f1);
run_test("alsu_test");
end
endmodule

```

VI. Print

```
UVM-1.1d
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.

  ************       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
UVM_INFO @ 0: reporter [RNTST] Running test alsu_test...
UVM_FATAL D:/Verification course/assignment 5/part2/alsu_driver_pkg.sv(13) @ 0: uvm_test_top.env.driver [NOVIF] Virtual interface ALSU_IF not found!

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :    3
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    1
** Report counts by id
[NOVIF]     1
[Questa UVM]     2
[RNTST]     1
** Note: $finish    : C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh(292)
   Time: 0 ns  Iteration: 7  Region: /uvm_pkg::uvm_phase::m_run_phases
1
Break in Function uvm_pkg/uvm_report_object::die at C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh line 292
Causality operation skipped due to absence of debug database file
```

VII. Do file

```
vlib work
vlog -f src_files_2.list
vsim -voptargs=+acc work.top -classdebug -uvmcontrol=all
add wave /top/f1/*
run -all
```

VIII. SRC File

```
ALSU.v
alsu_if.sv
alsu_driver_pkg.sv
alsu_env_pkg.sv
alsu_test_pkg.sv
top.sv
```

IX. Waveform


Wave - Default
Search:
Msgs
/top/clk
/top/DUT/serial_in_...
/top/DUT/serial_in
/top/DUT/rst
/top/DUT/red_op_B...
/top/DUT/red_op_B
/top/DUT/red_op_A...
/top/DUT/red_op_A
/top/DUT/out
/top/DUT/opcode_reg
/top/DUT/opcode
/top/DUT/leds
/top/DUT/invalid_re...
/top/DUT/invalid_op...
/top/DUT/invalid
/top/DUT/INPUT_P...
/top/DUT/FULL_AD...
/top/DUT/direction_...
/top/DUT/direction
/top/DUT/clk
/top/DUT/cin_reg
/top/DUT/cin
/top/DUT/bypass_B...
/top/DUT/bypass_B
/top/DUT/bypass_A...
/top/DUT/bypass_A
/top/DUT/B_reg
/top/DUT/B
/top/DUT/A_reg
/top/DUT/A
Now
Cursor 1
44 ns
Activate Windows

Part 3

In this part, you will use a configuration object to store the virtual interface value such that any component can retrieve the configuration object and read the values set in it.

Files to create:

1. top module
2. alsu_test
3. alsu_env
4. alsu_driver
5. alsu_config_obj

Steps:

1. Create top module where you will instantiate the DUT, interface, assign the interface to the DUT, generate the clock. Inside the initial block, set the virtual interface in the configuration database (uvm_config_db) using the set method then use the global task run_test to run your uvm test environment (alsu_test).
2. Create a class named alsu_config_obj that extends uvm_object
    a. Inside this UVM object, you will declare a virtual interface named alsu_config_vif.
3. Create a class named alsu_test in a separate file in a package, Inside the test class
    a. Declare a configuration object handle from alsu_config_obj named **alsu_config_obj_test** and UVM env handle from alsu_env
    b. In the build_phase, you will do the following
        i. Retrieve the virtual interface from the configuration database (uvm_config_db) and pass the value of the virtual interface to **alsu_config_obj_test**.alsu_config_vif
        ii. Set the configuration object in the configuration database to all the components under the test class so that any component can retrieve it.
        iii. Build the environment component (alsu_env).
    c. In the run phase, raise the objection, wait for #100 then display a message "Inside the ALSU test" using `uvm_info. Drop the objection after it. Don't forget to import the alsu_env package.
4. Create a class named alsu_env. Inside the build_phase, build the driver (Don't forget to import the driver package)
5. Create a class named alsu_driver extends uvm_driver
    a. Declare a virtual interface named **alsu_driver_vif** and a configuration object named alsu_config_obj_driver
    b. In the build_phase:
        i. Retrieve the configuration object set by the alsu_test from the configuration database (uvm_config_db) and pass the value of the configuration object to alsu_config_obj_driver
    c. In the connect phase:
        i. Assign alsu_config_obj_driver. alsu_config_vif to **alsu_driver_vif**
    d. In the run_phase:
        i. Reset the ALSU, then in a forever loop use $random to randomize the inputs of the ALSU using the virtual interface **alsu_driver_vif.**

Deliverables:

1. Simulate the top module and make sure that the message is displayed. Take a screenshot to use it in your PDF.
2. Add the signals of the interface to wave and make sure that the inputs are driven. Take a screenshot and add it to you PDF.

I. Test Package

```
1  package alsu_test_pkg;
2  import uvm_pkg::*;
3  import alsu_env_pkg::*;
4  import alsu_config_pkg::*;
5  `include "uvm_macros.svh"
6  class alsu_test extends uvm_test;
7  `uvm_component_utils(alsu_test)
8  alsu_env env;
9  virtual alsu_if alsu_test_vif;
10 alsu_config_obj alsu_config_obj_test;
11 function new(string name = "alsu_test", uvm_component parent = null);
12 super. new(name, parent);
13 endfunction
14 function void build_phase(uvm_phase phase);
15 super. build_phase (phase);
16 alsu_config_obj_test = alsu_config_obj:: type_id:: create("alsu_config_obj_test",this);
17 env = alsu_env:: type_id:: create("env", this);
18  if (!uvm_config_db#(virtual alsu_if)::get(this, "*", "ALSU_IF", alsu_test_vif)) begin
19    `uvm_fatal("NOVIF", "Virtual interface ALSU_IF not found!")
20 end
21 uvm_config_db#(alsu_config_obj):: set(this,"?","ALSU_IF_1", alsu_config_obj_test);
22 endfunction
23 task run_phase(uvm_phase phase);
24 super. run_phase(phase);
25 phase. raise_objection(this);
26 #100; `uvm_info("run_phase","inside the ALSU test", UVM_MEDIUM)
27 phase. drop_objection(this);
28 endtask
29 endclass
30 endpackage
31
```

II. Environmental package

```
1  package alsu_env_pkg;
2  import alsu_driver_pkg::*;
3  import uvm_pkg::*;
4  `include "uvm_macros.svh"
5  class alsu_env extends uvm_env;
6  `uvm_component_utils(alsu_env)
7  alsu_driver driver;
8  function new (string name = "alsu_env", uvm_component parent = null);
9  super. new(name, parent);
10 endfunction
11 function void build_phase(uvm_phase phase);
12 super. build_phase(phase);
13 driver = alsu_driver::type_id:: create("driver",this);
14 endfunction
15 endclass
16 endpackage
17
```

III. Driver package

```
1  package alsu_driver_pkg;
2  import uvm_pkg::*;
3  import alsu_config_pkg::*;
4  `include "uvm_macros.svh"
5  class alsu_driver extends uvm_driver;
6  `uvm_component_utils(alsu_driver)
7  virtual alsu_if alsu_driver_vif;
8  alsu_config_obj alsu_config_obj_driver;
9  function new(string name = "alsu_driver", uvm_component parent = null);
10 super. new(name, parent);
11 endfunction
12 function void build_phase(uvm_phase phase);
13 super. build_phase (phase);
14 if (!uvm_config_db#(virtual alsu_if)::get(this, "*", "ALSU_IF", alsu_driver_vif)) begin
15     `uvm_fatal("NOVIF", "Virtual interface ALSU_IF not found!")
16 end
17 endfunction
18 task run_phase(uvm_phase phase);
19 alsu_driver_vif. rst = 1;
20 @(negedge alsu_driver_vif. clk);
21 alsu_driver_vif. rst = 0;
22 forever
23 begin
24 @(negedge alsu_driver_vif. clk);
25 alsu_driver_vif. A = $random;
26 alsu_driver_vif. B = $random;
27 alsu_driver_vif. cin = $random;
28 alsu_driver_vif. opcode = $random;
29 alsu_driver_vif. bypass_A = $random;
30 alsu_driver_vif. bypass_B = $random;
31 alsu_driver_vif. red_op_A = $random;
32 alsu_driver_vif. red_op_B = $random;
33 alsu_driver_vif. direction = $random;
34 alsu_driver_vif. serial_in = $random;
35 end
36 endtask
37 endclass
38 endpackage
39
40
```

IV. Configuration package

```
1  package alsu_config_pkg;
2  import uvm_pkg::*;
3  `include "uvm_macros.svh"
4  class alsu_config_obj extends uvm_object;
5  `uvm_object_utils(alsu_config_obj)
6  virtual alsu_if alsu_config_vif;
7  function new(string name = "alsu_config_obj");
8  super. new(name);
9  endfunction
10 endclass
11 endpackage
12
```

V. Interface Module

```
1  interface alsu_if (clk);
2  input clk;
3  logic rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
4  logic [2: 0] opcode;
5  logic signed [2: 0] A, B;
6  logic [15: 0] leds;
7  logic signed [5: 0] out;
8  endinterface
9
```

VI. Top module

```
import uvm_pkg::*;
import alsu_test_pkg::*;
`include "uvm_macros.svh"
module top ();
bit clk;
initial
begin
clk = 0;
forever
#1 clk = ~clk;
end
alsu_if f1(clk);
ALSU DUT(f1. A, f1. B, f1. cin, f1. serial_in, f1. red_op_A, f1. red_op_B, f1. opcode, f1. bypass_A,
f1. bypass_B, f1. clk, f1. rst, f1. direction, f1. leds, f1. out);
initial
begin
uvm_config_db #(virtual alsu_if):: set(null,"*","ALSU_IF", f1);
run_test("alsu_test");
end
endmodule

```

VII. Print

```
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
#
#   ************       IMPORTANT RELEASE NOTES         ************
#
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
#
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
#
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
#
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test alsu_test...
# UVM_INFO D:/Verification course/assignment 5/part3/alsu_test_pkg.sv(26) @ 100: uvm_test_top [run_phase] inside the ALSU test
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 100: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
#
# --- UVM Report Summary ---
#
# ** Report counts by severity
# UVM_INFO :    5
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [run_phase]     1
# ** Note: $finish    : C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 100 ns  Iteration: 54  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
```

VIII. Do file

```
vlib work
vlog -f src_files_2.list
vsim -voptargs=+acc work.top -classdebug -uvmcontrol=all
add wave /top/f1/*
run -all
```

IX. SRC file

```
ALSU.v
alsu_if.sv
alsu_driver_pkg.sv
alsu_config.sv
alsu_env_pkg.sv
alsu_test_pkg.sv
top.sv
```

X. Waveform