

MARIAM MOHAMED MARZOUK

ASSIGNMENT_3_Extended

Question 1

I. RTL Design

```
1 module queue;
2 int j = 1;
3 int q[$] = {0,2,5};
4 initial begin
5 q. insert(1, j);
6 $display("The Queue = %0p", q); // q = (0,1,2,5)
7 q. delete(1);
8 $display("The Queue = %0p", q); // q = (0,2,5)
9 q. push_front(7);
10 $display("The Queue = %0p", q); // q = (7,0,2,5)
11 q. push_back(9);
12 $display("The Queue = %0p", q); // q = (7,0,2,5,9)
13 j = q. pop_back();
14 $display("The Queue = %0p & j = "
15 j=qq.pop_front();,0,2,5) & j = 9
16 $display("The Queue = %0p & j = "
17 q, qevgjse();q = (0,2,5) & j = 7
18 $display("The Queue = %0p After Reverse", q); // q = (5,2,0)
19 q. sort();
20 $display("The Queue = %0p After Sort", q); // q = (0,2,5)
21 q. rsort();
22 $display("The Queue = %0p After Reverse Sort", q); // q = (5,2,0)
23 q. shuffle();
24 $display("The Queue = %0p After Shuffle", q); // q = Random like (2,0,5)
25 $stop;
26 end
27 endmodule
28
```

```
# The Queue = 0 1 2 5
# The Queue = 0 2 5
# The Queue = 7 0 2 5
# The Queue = 7 0 2 5 9
# The Queue = 7 0 2 5 & j = 9
# The Queue = 0 2 5 & j = 7
# The Queue = 5 2 0 After Reverse
# The Queue = 0 2 5 After Sort
# The Queue = 5 2 0 After Reverse Sort
# The Queue = 2 0 5 After Shuffle
```

Question 2

I. Verification Plan

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
ADDER_1	When the reset is asserted, the output C should be zero.	reset signal is randomized and set high during certain periods to simulate reset events.	Ensure reset transitions are covered and the impact on the output C is observed.	A checker ensures that C is set to zero when reset is high.
ADDER_2	The output C should equal the sum of the inputs A and B.	Randomized values for A and B are generated for each clock cycle.	Ensure all possible combinations of A and B values (including boundary conditions) are covered.	A checker verifies if C matches A + B after each clock cycle.
ADDER_3	Ensure correct output when input values A and B include both positive and negative values (2's complement).	Randomized signed values of A and B are applied, ensuring both positive and negative values are tested.	Functional coverage for positive, negative, and zero values of A and B.	A checker validates that C correctly handles signed addition, ensuring 2's complement behavior is correct.
ADDER_4	Ensure the design can handle multiple consecutive additions without reset (clock toggling under random conditions).	clk is toggled with random inputs for A and B over multiple iterations.	Coverage includes consecutive additions, ensuring the design remains stable under continuous operation without reset.	A checker ensures that the output C is correct after each addition across multiple clock cycles.
ADDER_5	Ensure functionality under rapid toggle rate for the clock and random inputs for A and B.	The clk, A, and B values are toggled frequently to simulate rapid input changes.	Functional coverage for rapid input changes and clock frequency variations.	A checker ensures the output C remains valid under rapid input changes and fast clock toggling, without introducing errors.
ADDER_6	Ensure that the error count is correctly incremented when the output does not match the expected sum of A and B.	Randomized input values for A, B, and reset are generated, and output is compared to the expected result.	Ensure full functional coverage of cases where errors occur, tracking incorrect results across multiple test iterations.	A checker increments error_count whenever the output does not match the expected value, and correct_count for valid outputs.

II. RTL Design

```
● ● ●  
1 module adder (  
2     input  clk,  
3     input  reset,  
4     input  signed [3:0] A, // Input data A in 2's complement  
5     input  signed [3:0] B, // Input data B in 2's complement  
6     output reg signed [4:0] C // Adder output in 2's complement  
7 );  
8  
9 // Register output C  
10 always @(posedge clk or posedge reset) begin  
11     if (reset)  
12         C <= 5'b0;  
13     else  
14         C <= A + B;  
15 end  
16  
17 endmodule  
18
```

III. Package

```
● ● ●
1 package pck;
2 typedef enum bit signed [3:0] {MAXNEG=-4'd8, MAXPOS=4'd7,ZERO=4'd0} values_p;
3 class addr;
4 rand bit reset_c;
5 bit clk;
6 rand bit signed [3:0] A_c, B_c;
7 constraint c_reset {reset_c dist {0:/90, 1:/10};}
8 constraint A_c_dist {A_c dist { MAXPOS :/ 30,ZERO :/ 30, MAXNEG :/ 30,[1:6] :/ 5,[-7:-1] :/ 5};}
9 constraint B_c_dist {B_c dist { MAXPOS :/ 30,ZERO :/ 30, MAXNEG :/ 30,[1:6] :/ 5,[-7:-1] :/ 5};}
10 covergroup Covgrp_A @(posedge clk);
11     Covgrp_A_cp1: coverpoint A_c {
12         bins data_0 ={ZERO};
13         bins data_max ={MAXPOS};
14         bins data_min ={MAXNEG};
15         bins data_default = {[1:6],[-7:-1]} ;
16     }
17     Covgrp_A_cp2: coverpoint A_c {
18         bins data_0max = (ZERO => MAXPOS);
19         bins data_maxmin = (MAXPOS => MAXNEG);
20         bins data_minmax = (MAXNEG => MAXPOS);
21     }
22 endgroup
23 covergroup Covgrp_B @(posedge clk);
24     Covgrp_B_cp1: coverpoint B_c {
25         bins data_0 ={ZERO};
26         bins data_max ={MAXPOS};
27         bins data_min ={MAXNEG};
28         bins data_default = {[1:6],[-7:-1]} ;
29     }
30     Covgrp_B_cp2: coverpoint B_c {
31         bins data_0max = (ZERO => MAXPOS);
32         bins data_maxmin = (MAXPOS => MAXNEG);
33         bins data_minmax = (MAXNEG => MAXPOS);
34     }
35 endgroup
36 function new();
37     Covgrp_A = new();
38     Covgrp_B = new();
39 endfunction
40 task sample_adder();
41     if (!reset_c == 0) begin
42         Covgrp_A.sample();
43         Covgrp_B.sample();
44     end
45 endtask
46 endclass
47 endpackage
```

IV. Test Bench

```
1 import pck::*;
2 module ADDER_TB;
3     logic clk;
4     logic reset;
5     logic signed [3:0] A; // Input data A in 2's complement
6     logic signed [3:0] B; // Input data B in 2's complement
7     logic signed [4:0] C; // Adder output in 2's complement
8     adder DUT (*.);
9     initial begin
10         clk = 0;
11         forever begin
12             #1 clk = ~clk;
13             obj.clk=clk;
14         end
15     end
16     addr obj= new;
17     int error_count;
18     int correct_count;
19     initial begin
20         correct_count=0;
21         error_count=0;
22         repeat(40)begin
23             assert (obj.randomize());
24             A=obj.A_c;
25             B=obj.B_c;
26             reset=obj.reset_c;
27             @(negedge clk);
28             check_result(A + B);
29         end
30         $display("error_count=%d , correct_count=%d",error_count,correct_count);
31         $stop;
32     end
33     task check_result(input signed [4:0] expected_result);
34         @(negedge clk);
35         if (reset)
36             expected_result=0;
37         if(expected_result !== C )begin
38             $display ("incorrect result");
39             error_count++;
40         end
41         else correct_count++;
42     endtask
43 endmodule
44
45
46
```


V. Do file

```
vlib work
vlog adder.v package.svh ADDER_TB.sv +cover -covercells
vsim -voptargs=+acc work.ADDER_TB -cover
add wave *
coverage save ADDER_TB.ucdb -onexit |
run -all
```

VI. Counters

```
# error_count= 0 , correct_count= 40
```

VII. Waveform



VIII. Functional Coverage Report

```
Coverage Report by instance with details

=====
== Instance: /pck
== Design Unit: work.pck
=====

Covergroup Coverage:
  Covergroups          2      na      na  100.00%
  Coverpoints/Crosses  4      na      na   na
  Covergroup Bins     14     14      0  100.00%

Coverage Report
  Coverage Group      Metric    Goal    Bins Status
  TYPE /pck/addr/Covgrp_A
    covered/total bins:           7      7      -  Covered
    missing/total bins:          0      7      -  -
    % Hit:                      100.00% 100      -  -
    Coverpoint Covgrp_A_cp1
      covered/total bins:         4      4      -  Covered
      missing/total bins:         0      4      -  -
      % Hit:                      100.00% 100      -  -
    Coverpoint Covgrp_A_cp2
      covered/total bins:         3      3      -  Covered
      missing/total bins:         0      3      -  -
      % Hit:                      100.00% 100      -  -
  Covergroup instance \pck::addr::Covgrp_A
    covered/total bins:           7      7      -  Covered
    missing/total bins:          0      7      -  -
    % Hit:                      100.00% 100      -  -
    Coverpoint Covgrp_A_cp1
      covered/total bins:         4      4      -  Covered
      missing/total bins:         0      4      -  -
      % Hit:                      100.00% 100      -  -
      bin data_0                 26     1      -  Covered
      bin data_max                24     1      -  Covered
      bin data_min                24     1      -  Covered
      bin data_default              6     1      -  Covered
    Coverpoint Covgrp_A_cp2
      covered/total bins:           3      3      -  Covered
      missing/total bins:          0      3      -  -
      % Hit:                      100.00% 100      -  -
      bin data_0max                5     1      -  Covered
      bin data_maxmin               4     1      -  Covered
      bin data_minmax                2     1      -  Covered
  TYPE /pck/addr/Covgrp_B
    covered/total bins:           7      7      -  Covered
    missing/total bins:          0      7      -  -
    % Hit:                      100.00% 100      -  -
    Coverpoint Covgrp_B_cp1
      covered/total bins:         4      4      -  Covered
      missing/total bins:         0      4      -  -
      % Hit:                      100.00% 100      -  -
    Coverpoint Covgrp_B_cp2
      covered/total bins:           3      3      -  Covered
      missing/total bins:          0      3      -  -
      % Hit:                      100.00% 100      -  -
  Covergroup instance \pck::addr::Covgrp_B
    covered/total bins:           7      7      -  Covered
    missing/total bins:          0      7      -  -
    % Hit:                      100.00% 100      -  -
```

```

covered/total bins:          /      /
missing/total bins:          0      7
% Hit:                      100.00%   100
Coverpoint Covgrp_B_cp1     100.00%   100
    covered/total bins:      4      4
    missing/total bins:      0      4
    % Hit:                  100.00%   100
    bin data_0              26     1
    bin data_max             16     1
    bin data_min             32     1
    bin data_default         6      1
Coverpoint Covgrp_B_cp2     100.00%   100
    covered/total bins:      3      3
    missing/total bins:      0      3
    % Hit:                  100.00%   100
    bin data_0max            2      1
    bin data_maxmin          4      1
    bin data_minmax          6      1

```

COVERAGE GROUP COVERAGE:

Covergroup	Metric	Goal	Bins	Status
TYPE /pck/addr/Covgrp_A	100.00%	100	-	Covered
covered/total bins: 7 7				
missing/total bins: 0 7				
% Hit: 100.00% 100				
Coverpoint Covgrp_A_cp1	100.00%	100	-	Covered
covered/total bins: 4 4				
missing/total bins: 0 4				
% Hit: 100.00% 100				
Coverpoint Covgrp_A_cp2	100.00%	100	-	Covered
covered/total bins: 3 3				
missing/total bins: 0 3				
% Hit: 100.00% 100				
Covergroup instance \pck::addr::Covgrp_A	100.00%	100	-	Covered
covered/total bins: 7 7				
missing/total bins: 0 7				
% Hit: 100.00% 100				
Coverpoint Covgrp_A_cp1	100.00%	100	-	Covered
covered/total bins: 4 4				
missing/total bins: 0 4				
% Hit: 100.00% 100				
bin data_0 26 1				Covered
bin data_max 24 1				Covered
bin data_min 24 1				Covered
bin data_default 6 1				Covered
Coverpoint Covgrp_A_cp2	100.00%	100	-	Covered
covered/total bins: 3 3				
missing/total bins: 0 3				
% Hit: 100.00% 100				
bin data_0max 5 1				Covered
bin data_maxmin 4 1				Covered
bin data_minmax 2 1				Covered
TYPE /pck/addr/Covgrp_B	100.00%	100	-	Covered
covered/total bins: 7 7				
missing/total bins: 0 7				
% Hit: 100.00% 100				
Coverpoint Covgrp_B_cp1	100.00%	100	-	Covered
covered/total bins: 4 4				
missing/total bins: 0 4				
% Hit: 100.00% 100				
Coverpoint Covgrp_B_cp2	100.00%	100	-	Covered

	100.00%	100	-	Covered
% Hit:				
Coverpoint Covgrp_B_cp2	100.00%	100	-	Covered
covered/total bins:	3	3	-	
missing/total bins:	0	3	-	
% Hit:				
Covergroup instance \pck::addr::Covgrp_B	100.00%	100	-	Covered
covered/total bins:	7	7	-	
missing/total bins:	0	7	-	
% Hit:				
Coverpoint Covgrp_B_cp1	100.00%	100	-	Covered
covered/total bins:	4	4	-	
missing/total bins:	0	4	-	
% Hit:				
bin data_0	26	1	-	Covered
bin data_max	16	1	-	Covered
bin data_min	32	1	-	Covered
bin data_default	6	1	-	Covered
Coverpoint Covgrp_B_cp2	100.00%	100	-	Covered
covered/total bins:	3	3	-	
missing/total bins:	0	3	-	
% Hit:				
bin data_0max	2	1	-	Covered
bin data_maxmin	4	1	-	Covered
bin data_minmax	6	1	-	Covered

TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 2

Total Coverage By Instance (filtered view): 100.00%

IX. Coverage Report

```
Coverage Report by instance with details
```

```
=====  
--- Instance: /\ADDER_TB#DUT  
--- Design Unit: work.adder  
=====
```

```
Branch Coverage:
```

Enabled Coverage	Bins	Hits	Misses	Coverage
Branches	2	2	0	100.00%

```
=====Branch Details=====
```

```
Branch Coverage for instance /\ADDER_TB#DUT
```

Line	Item	Count	Source
---	---	---	---
File adder.v			
	-IF Branch-		
11		73	Count coming in to IF
11	1	6	
13	1	67	

```
Branch totals: 2 hits of 2 branches = 100.00%
```

```
Statement Coverage:
```

Enabled Coverage	Bins	Hits	Misses	Coverage
Statements	3	3	0	100.00%

```
=====Statement Details=====
```

```
Statement Coverage for instance /\ADDER_TB#DUT --
```

Line	Item	Count	Source
---	---	---	---
File adder.v			
10	1	73	
12	1	6	
14	1	67	

```
Toggle Coverage:
```

Enabled Coverage	Bins	Hits	Misses	Coverage
Toggles	30	30	0	100.00%

```
=====Toggle Details=====
```

```
Toggle Coverage for instance /\ADDER_TB#DUT --
```

Node	1H->0L	0L->1H	"Coverage"
A[0-3]	1	1	100.00
B[0-3]	1	1	100.00
C[4-0]	1	1	100.00
clk	1	1	100.00
reset	1	1	100.00

```
Total Node Count = 15
```

```
Toggled Node Count = 15
```

```
Untoggled Node Count = 0
```

```
Toggle Coverage = 100.00% (30 of 30 bins)
```

```
Total Coverage By Instance (filtered view): 100.00%
```

Question 3

I. Verification plan

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
FSM_1	When the reset (rst) is asserted, the output y and users_count should be set to initial values (0 or expected value).	rst is set high at the start of the simulation. Then randomized with constraints to be high 90% of the time to simulate reset events.	Ensure coverage of rst transitions and the effect on y and users_count.	A checker in the testbench ensures y and users_count are set correctly when rst is asserted.
FSM_2	The output y should match the expected y_expected when the system processes the input x.	Randomized input values for x are generated at each clock cycle.	Ensure x values are covered, and the effect on y is observed during each iteration.	A checker verifies if y matches y_expected during every input change.
FSM_3	The users_count output should increment or behave according to the FSM state machine based on the input x and the FSM's internal states.	Randomized values for x and users_count are generated during the simulation.	Cover all FSM state transitions and the effect on users_count, ensuring boundary conditions like overflow are included.	A checker ensures users_count matches the expected count, and there are no overflow errors during the FSM's operation.
FSM_4	Ensure the FSM transitions between states IDLE, ZERO, ONE, and STORE based on the input x and other conditions like reset.	Randomized transitions between states are driven by input x and rst.	Ensure full coverage of FSM state transitions, including edge cases like rapid switching between states.	A checker validates that the FSM transitions to the correct state based on x, and outputs the correct values for each state.
FSM_5	Ensure functionality under random high toggle rate for clock and inputs (x).	Toggle clk and x frequently to simulate rapid input changes and clock toggling.	Functional coverage for high-frequency inputs and clock changes, ensuring the FSM handles rapid changes without failure.	A checker ensures the FSM outputs remain consistent and valid even under rapid input changes and clock toggling.

II. RTL Design

```
1 module FSM(clk, rst, x, y, users_count);
2     parameter IDLE  = 2'b00;
3     parameter ZERO  = 2'b01;
4     parameter ONE   = 2'b10;
5     parameter STORE = 2'b11;
6     input clk, rst, x;
7     output y;
8     output reg [9:0] users_count;
9     reg [1:0] cs, ns;
10    always @(*) begin
11        case (cs)
12            IDLE:
13                if (x)
14                    ns = IDLE;
15                else
16                    ns = ZERO;
17            ZERO:
18                if (x)
19                    ns = ONE;
20                else
21                    ns = ZERO;
22            ONE:
23                if (x)
24                    ns = IDLE;
25                else
26                    ns = STORE;
27            STORE:
28                if (x)
29                    ns = IDLE;
30                else
31                    ns = ZERO;
32            default: ns = IDLE;
33        endcase
34    end
35    always @(posedge clk or posedge rst) begin
36        if (rst) begin
37            cs <= IDLE;
38            users_count <= 10'b0;
39        end else begin
40            cs <= ns;
41        end
42    end
43    always @(posedge clk or posedge rst) begin
44        if (rst) begin
45            users_count <= 10'b0;
46        end else begin
47            if (cs == STORE)
48                users_count <= users_count + 1;
49        end
50    end
51    assign y = (cs == STORE) ? 1 : 0;
52 endmodule
53
```

III. Golden Model

```
1 module FSM_GM(x, clk, rst, y_exp, count_exp);
2     parameter STORE = 2'b00;
3     parameter IDLE = 2'b01;
4     parameter ZERO = 2'b10;
5     parameter ONE = 2'b11;
6     input x, clk, rst;
7     output reg y_exp;
8     output reg [9:0] count_exp;
9     reg [1:0] cs, ns;
10    // Next state Logic
11    always @(cs or x) begin
12        case (cs)
13            STORE :
14                if (x)
15                    ns = IDLE;
16                else
17                    ns = ZERO;
18            IDLE :
19                if (x)
20                    ns = IDLE;
21                else
22                    ns = ZERO;
23            ZERO :
24                if (x)
25                    ns = ONE;
26                else
27                    ns = ZERO;
28            ONE :
29                if (x)
30                    ns = IDLE;
31                else
32                    ns = STORE;
33                default : ns = IDLE;
34        endcase
35    end
36    // State Memory
37    always @(posedge clk or posedge rst) begin
38        if (rst) begin
39            cs <= IDLE;
40            count_exp <= 10'b0;
41        end else
42            cs <= ns;
43    end
44    always @(cs) begin
45        case (cs)
46            STORE : begin
47                y_exp = 1;
48                count_exp = count_exp + 1;
49            end
50            IDLE, ZERO, ONE : y_exp = 0;
51        endcase
52    end
53 endmodule
54
55
```

IV. Package

```
1 package pck;
2
3     typedef enum logic[1:0] {IDLE , ZERO ,ONE , STORE} state_e ;
4
5     class fsm_trs;
6         rand bit rst_c , x_c ;
7         bit y_exp,clk ;
8         bit [9: 0] users_count_exp ;
9         constraint C_inputs { rst_c dist {0:= 90 , 1:= 10};x_c dist {0:/67 , 1:/33};}
10        covergroup cg_x_transition@(posedge clk);
11
12            x_transition: coverpoint x_c {
13                bins x_0_to_1_to_0 = (0 => 1 => 0);
14            }
15        endgroup
16        function new ;
17            cg_x_transition = new();
18        endfunction
19
20    endclass
21
22 endpackage
23
24
```

V. Test bench

```
● ● ●
1 import pck::*;
2 module FSM_TB;
3 // Parameters
4 parameter IDLE = 2'b00;
5 parameter ZERO = 2'b01;
6 parameter ONE = 2'b10;
7 parameter STORE = 2'b11;
8 // Signal declarations
9 bit clk, rst, x;
10 bit y, y_expected;
11 bit [9:0] users_count, users_count_expected;
12 int error_counter, correct_counter;
13 // FSM transaction object
14 fsm_trs obj=new; // create object from the class
15 // DUT instantiation
16 FSM #(IDLE(IDLE), ZERO(ZERO), ONE(ONE), STORE(STORE))
17 DUT_Design (clk, rst, x, y, users_count);
18 FSM_GM #(IDLE(IDLE), ZERO(ZERO), ONE(ONE), STORE(STORE))
19 DUT_GOLD (x, clk, rst, y_expected, users_count_expected);
20 // Clock generation
21 initial begin
22     clk = 0;
23     forever begin #1 clk = ~clk;
24         obj.clk=clk;
25     end
26 end
27 // Testbench logic
28 initial begin
29     error_counter = 0;
30     correct_counter = 0;
31     // Generate random inputs and apply them
32     repeat (20000) begin
33         assert(obj.randomize()); // Randomize inputs
34         rst = obj.rst_c;
35         x = obj.x_c;
36         obj.users_count_exp = users_count_expected;
37         obj.y_exp = y_expected;
38         check_result(); // Check results
39     end
40
41     $display("Error_Counter =
42 , C$step$Counter =
43 ",error_counter, correct_counter);
44     // Check Result Task
45     task check_result();
46         @(negedge clk);
47         if ((y != y_expected) && (users_count != users_count_expected)) begin
48             error_counter++;
49         end
50         else
51             correct_counter++;
52     endtask
53 endmodule
54
55
```


VI. Counters

```
# Error_Counter = 0 , Correct_Counter = 20000
```

VII. Do file

```
\lib work
vlog FSM.v FSM_TB.sv FSM_GM.v pck.sv +cover -covercells
vsim -voptargs=+acc work.FSM_TB -cover
add wave *
coverage save FSM_TB.ucdb -onexit
run -all
```

VIII. Waveform



IX. Functional Coverage report

Coverage Report by instance with details

```
=====  
== Instance: /pck  
== Design Unit: work.pck  
=====
```

Covergroup Coverage:

Covergroups	1	na	na	100.00%
Coverpoints/Crosses	1	na	na	na
Covergroup Bins	1	1	0	100.00%

Covergroup	Metric	Goal	Bins	Status
------------	--------	------	------	--------

TYPE /pck/fsm_trs/cg_x_transition	100.00%	100	-	Covered
covered/total bins:	1	1	-	
missing/total bins:	0	1	-	
% Hit:	100.00%	100	-	
Coverpoint x_transition	100.00%	100	-	Covered
covered/total bins:	1	1	-	
missing/total bins:	0	1	-	
% Hit:	100.00%	100	-	
Covergroup instance \/pck::fsm_trs::cg_x_transition	100.00%	100	-	Covered
covered/total bins:	1	1	-	
missing/total bins:	0	1	-	
% Hit:	100.00%	100	-	
Coverpoint x_transition	100.00%	100	-	Covered
covered/total bins:	1	1	-	
missing/total bins:	0	1	-	
% Hit:	100.00%	100	-	
bin x_0_to_1_to_0	3011	1	-	Covered

COVERGROUP COVERAGE:

Covergroup	Metric	Goal	Bins	Status
TYPE /pck/fsm_trs/cg_x_transition	100.00%	100	-	Covered
covered/total bins:	1	1	-	
missing/total bins:	0	1	-	
% Hit:	100.00%	100	-	
Coverpoint x_transition	100.00%	100	-	Covered
covered/total bins:	1	1	-	
missing/total bins:	0	1	-	
% Hit:	100.00%	100	-	
Covergroup instance \/pck::fsm_trs::cg_x_transition	100.00%	100	-	Covered
covered/total bins:	1	1	-	
missing/total bins:	0	1	-	
% Hit:	100.00%	100	-	
Coverpoint x_transition	100.00%	100	-	Covered
covered/total bins:	1	1	-	
missing/total bins:	0	1	-	
% Hit:	100.00%	100	-	
bin x_0_to_1_to_0	3011	1	-	Covered

TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 1

Total Coverage By Instance (filtered view): 100.00%

X. Coverage Report

```
Coverage Report by instance with details

=====
== Instance: /\FSM_TB#DUT.Design
== Design Unit: work.FSM
=====

Branch Coverage:
  Enabled Coverage      Bins    Hits    Misses  Coverage
  -----      -----      -----      -----
  Branches          21       21        0   100.00%
=====

=====Branch Details=====

Branch Coverage for instance /\FSM_TB#DUT.Design

  Line      Item      Count      Source
  -----      -----
  File FSM.v
  -----CASE Branch-----
  11           20983      Count coming in to CASE
  12           5760
  17           7532
  22           5201
  27           2489
  32           1
Branch totals: 5 hits of 5 branches = 100.00%

  -----IF Branch-----
  13           5760      Count coming in to IF
  13           2386
  15           3374
Branch totals: 2 hits of 2 branches = 100.00%

  -----IF Branch-----
  18           7532      Count coming in to IF
  18           3429
  20           4103
Branch totals: 2 hits of 2 branches = 100.00%

  -----IF Branch-----
  23           5201      Count coming in to IF
  23           3107
  25           2094
Branch totals: 2 hits of 2 branches = 100.00%

  -----IF Branch-----
  28           2489      Count coming in to IF
  28           597
  30           1892
Branch totals: 2 hits of 2 branches = 100.00%

  -----IF Branch-----
  36           17678     Count coming in to IF
  36           3701
  39           13977
Branch totals: 2 hits of 2 branches = 100.00%

  -----IF Branch-----
  44           14879     Count coming in to IF
  44           3598
  46           11281
Branch totals: 2 hits of 2 branches = 100.00%

  -----IF Branch-----
  47           11281     Count coming in to IF
  47           1708
  47           9573     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

  -----IF Branch-----
  51           12022     Count coming in to IF
  51           1892
  51           10130
Branch totals: 2 hits of 2 branches = 100.00%
```

```

Condition Coverage:
  Enabled Coverage           Bins   Covered    Misses  Coverage
  -----                      ---     ---       ---      -----
  Conditions                  2       2        0   100.00%
=====
=====Condition Details=====
Condition Coverage for instance /\FSM_TB#DUT.Design  --
  File FSM.v
  -----Focused Condition View-----
Line      47 Item   1 (cs == 3)
Condition totals: 1 of 1 input term covered = 100.00%
  Input Term  Covered  Reason for no coverage  Hint
  -----      -----      -----
  (cs == 3)      Y
  Rows:      Hits  FEC Target          Non-masking condition(s)
  -----      ----  ---   ---
  Row  1:      1  (cs == 3)_0      -
  Row  2:      1  (cs == 3)_1      -
  -----Focused Condition View-----
Line      51 Item   1 (cs == 3)
Condition totals: 1 of 1 input term covered = 100.00%
  Input Term  Covered  Reason for no coverage  Hint
  -----      -----      -----
  (cs == 3)      Y
  Rows:      Hits  FEC Target          Non-masking condition(s)
  -----      ----  ---   ---
  Row  1:      1  (cs == 3)_0      -
  Row  2:      1  (cs == 3)_1      -
  -----
  FSM Coverage:
  Enabled Coverage           Bins   Hits    Misses  Coverage
  -----                      ---     ---       ---      -----
  FSM States                 4       4        0   100.00%
  FSM Transitions            7       7        0   100.00%
  -----
  ======FSM Details=====
  FSM Coverage for instance /\FSM_TB#DUT.Design  --
  FSM_ID: cs
  Current State Object : cs
  -----
  State Value MapInfo :
  -----
  Line      State Name          Value
  -----      -----
  12        IDLE               0
  17        ZERO               1
  22        ONE                2
  27        STORE              3
  -----
  Covered States :
  -----
  State          Hit_count
  -----
  IDLE          6127
  ZERO          6552
  ONE           3107
  STORE          1892
  -----
  Covered Transitions :
  -----
  Line      Trans_ID          Hit_count      Transition
  -----      -----
  16        0                 2920          IDLE -> ZERO
  19        1                 3107          ZERO -> ONE
  37        2                 995           ZERO -> IDLE
  26        3                 1892          ONE -> STORE
  24        4                 1215          ONE -> IDLE
  31        5                 1183          STORE -> ZERO
  29        6                 709           STORE -> IDLE
  
```

```

Summary                                Bins   Hits   Misses Coverage
-----
FSM States                            4      4      0    100.00%
FSM Transitions                      7      7      0    100.00%
statement Coverage:
  Enabled Coverage                   Bins   Hits   Misses Coverage
  -----
  Statements                          18     18      0    100.00%

=====Statement Details=====

Statement Coverage for instance /\FSM_TB#DUT.Design --

Line       Item           Count   Source
-----
File FSM.v
10          1            20983
14          1            2386
16          1            3374
19          1            3429
21          1            4103
24          1            3107
26          1            2094
29          1            597
31          1            1892
32          1            1
35          1            17678
37          1            3701
38          1            3701
40          1            13977
43          1            14879
45          1            3598
48          1            1708
51          1            12023

Toggle Coverage:
  Enabled Coverage                   Bins   Hits   Misses Coverage
  -----
  Toggles                            24     24      0    100.00%

=====Toggle Details=====

Toggle Coverage for instance /\FSM_TB#DUT.Design --

          Node    1H->0L    0L->1H "Coverage"
-----
          clk      1          1    100.00
          cs[1-0]  1          1    100.00
          ns[1-0]  1          1    100.00
          rst      1          1    100.00
          users_count[3-0]
          x         1          1    100.00
          y         1          1    100.00

Total Node Count = 12
Toggled Node Count = 12
Untoggled Node Count = 0

Toggle Coverage = 100.00% (24 of 24 bins)

Total Coverage By Instance (filtered view): 100.00%

```

XI. Comment

Since the total number of possibilities for the `users_count` counter is $\lceil(2^{10}) = 1024\rceil$, achieving 100% toggle coverage across all states is not feasible. However, by excluding bits [4-9], the number of states to be covered is reduced, which allows us to achieve 100% toggle coverage for the remaining bits.