

MARIAM MOHAMED MARZOUK

ASSIGNMENT_1_extended

Question 1

1)

Verify the functionality of the following D-FF:

- **Inputs:** clk, rst (active high sync), d, en
- **Outputs:** q
- **Parameters:** USE_EN (if equals 1 then use the enable to update the q output when the reset is deasserted, else ignore the en input)

Since the design has a parameter, we need to verify the functionality of both modes when the USE_EN equals 1 and zero.

I. RTL design



```
1 module dff(clk, rst, d, q, en);
2 parameter USE_EN = 1'b1;
3 input clk, rst, d, en;
4 output reg q;
5
6 always @(posedge clk) begin
7     if (rst)
8         q <= 0;
9     else if (USE_EN == 1'b1 && en)
10        q <= d;
11     else if (USE_EN == 1'b0)
12        q <= d;
13 end
14 endmodule
15
16
```

II. Test bench 1

```
1 module dff_tb_1;
2 parameter USE_EN = 0;
3 logic clk, rst, d, en, q, q_expected;
4 dff #(USE_EN(USE_EN)) DUT1 (.clk(clk), .rst(rst), .d(d), .en(en), .q(q));
5 integer error_count; // 32-bit signed integer
6 integer correct_count; // 32-bit signed integer
7 // Clock generation
8 initial begin
9     clk = 0;
10    forever #25 clk = ~clk;
11 end
12 // Generate expected q
13 always @ (posedge clk or posedge rst) begin
14     if (rst)
15         q_expected <= 0;
16     else if (en || USE_EN == 0) // only update q_expected if en is high or USE_EN is 0
17         q_expected <= d;
18 end
19 // Main testbench sequence
20 initial begin
21     error_count = 0;
22     correct_count = 0;
23     d = 0; en = 0;
24     check_reset();
25     d = 0; en = 0; check_result(d);
26     d = 1; en = 1; check_result(d);
27     d = 0; en = 1; check_result(d);
28     d = 1; en = 0; check_result(d);
29     check_reset();
30     $display ("%0t: At the end of the test, error count = %0d and correct count = %0d", $time, error_count, correct_count);
31     $stop;
32 end
33 // Task to check the result
34 task check_result(input logic expected_result);
35     @(negedge clk);
36     if (q != expected_result) begin
37         error_count = error_count + 1;
38         $display("%0t: Error: For D = %0b and en = %0d, q should be %0b but is %0b", $time, d, en, expected_result, q);
39     end else begin
40         correct_count = correct_count + 1;
41     end
42 endtask
43 // Task to check reset behavior
44 task check_reset();
45     // Assert reset
46     rst = 1;
47     @(negedge clk);
48     if (q != 0) begin
49         error_count = error_count + 1;
50         $display("%0t: Error: Reset asserted, but q is not 0", $time);
51     end else begin
52         correct_count = correct_count + 1;
53     end
54     // Deassert reset
55     rst = 0;
56 endtask
57 endmodule
```


III. Counter

300: At the end of the test, error count = 0 and correct count = 6

IV. Do File

```
vlib work
vlog dff.v dff_tb_1.sv +cover -covercells
vsim -voptargs=+acc work.dff_tb_1 -cover
add wave *
coverage save dff_tb_1.ucdb -onexit -du work.dff
run -all
```

V. Waveform



VI. Coverage Report

```
Branch Coverage:
  Enabled Coverage      Bins   Hits   Misses  Coverage
  -----      -----   -----   -----  -----
  Branches          2       2       0    100.00%
=====
=====Branch Details=====
Branch Coverage for instance /\dff_tb_1#DUT1

  Line      Item      Count      Source
  ----      ----      ----      -----
File dff.v
  -----IF Branch-----
  7           6      Count coming in to IF
  7           2
  9           4
Branch totals: 2 hits of 2 branches = 100.00%

Statement Coverage:
  Enabled Coverage      Bins   Hits   Misses  Coverage
  -----      -----   -----   -----  -----
  Statements        3       3       0    100.00%
=====
=====Statement Details=====
Statement Coverage for instance /\dff_tb_1#DUT1 --

  Line      Item      Count      Source
  ----      ----      ----      -----
File dff.v
  6           1           6
  8           1           2
  12          1           4
Toggle Coverage:
  Enabled Coverage      Bins   Hits   Misses  Coverage
  -----      -----   -----   -----  -----
  Toggles         10      10       0    100.00%
=====
=====Toggle Details=====
Toggle Coverage for instance /\dff_tb_1#DUT1 --

          Node      1H->0L      0L->1H  "Coverage"
  -----      -----
          clk          1          1    100.00
          d            1          1    100.00
          en           1          1    100.00
          q             1          1    100.00
          rst           1          1    100.00

Total Node Count      =      5
Toggled Node Count    =      5
Untoggled Node Count =      0

Toggle Coverage      =      100.00% (10 of 10 bins)
|
Total Coverage By Instance (filtered view): 100.00%
```

I. Test Bench 2

```
1  module dff_tb_2;
2  parameter USE_EN = 1;
3  logic clk, rst, d, en, q, q_expected;
4  dff #(USE_EN) DUT2 (.clk(clk), .rst(rst), .d(d), .en(en), .q(q));
5  integer error_count; // 32-bit signed integer
6  integer correct_count; // 32-bit signed integer
7  // Clock generation
8  initial begin
9    clk = 0;
10   forever #25 clk = ~clk;
11 end
12 // Generate expected q
13 always @(posedge clk or posedge rst) begin
14   if (rst)
15     q_expected <= 0;
16   else if (USE_EN && en)
17     q_expected <= d;
18   // Do not change q_expected if en is low
19 end
20 // Main testbench sequence
21 initial begin
22   error_count = 0;
23   correct_count = 0;
24   d = 0; en = 0;
25   // Test reset
26   check_reset();
27   // Test cases for USE_EN = 1
28   d = 0; en = 0; #50; check_result(q_expected); // Initial value with en = 0
29   d = 1; en = 1; #50; check_result(q_expected); // Update d with en = 1
30   d = 0; en = 1; #50; check_result(q_expected); // Update d with en = 1
31   d = 1; en = 0; #50; check_result(q_expected); // Check with en = 0
32   // Check reset again
33   check_reset();
34   $display("%t: At the end of the test, error count = %0d and correct count = %0d", $time, error_count, correct_count);
35   $stop;
36 end
37 // Task to check the result
38 task check_result(input logic expected_result);
39   @(negedge clk); // Wait for a clock edge
40   #1; // Small delay to allow for settling
41   if (q != expected_result) begin
42     error_count = error_count + 1;
43     $display("%t: Error: For D = %0b and en = %0d, q should be %0b but is %0b", $time, d, en, expected_result, q);
44   end else begin
45     correct_count = correct_count + 1;
46   end
47 endtask
48 // Task to check reset behavior
49 task check_reset();
50   // Assert reset
51   rst = 1;
52   @(negedge clk); // Wait for clock edge to see reset effect
53   #1; // Small delay to allow for settling
54   if (q != 0) begin
55     error_count = error_count + 1;
56     $display("%t: Error: Reset asserted, but q is not 0", $time);
57   end else begin
58     correct_count = correct_count + 1;
59   end
60   // Deassert reset
61   rst = 0;
62 endtask
63 endmodule
```

II. Counter

501: At the end of the test, error count = 0 and correct count = 6

III. Do File

```
vlib work
vlog dff.v dff_tb_2.sv +cover -covercells
vsim -voptargs=+acc work.dff_tb_2 -cover
add wave *
coverage save dff_tb_2.ucdb -onexit -du work.dff
run -all
```

IV. Waveform



V. Coverage Report

```
=====
Branch Coverage:
  Enabled Coverage      Bins    Hits    Misses  Coverage
  -----      -----      -----      -----
  Branches          3        3        0   100.00%
=====
Branch Details=====
Branch Coverage for instance /\dff_tb_2#DUT2
Line      Item      Count      Source
---      ---
File dff.v
-----IF Branch-----
7           8      Count coming in to IF
7           2
9           4
11          2
Branch totals: 3 hits of 3 branches = 100.00%
Statement Coverage:
  Enabled Coverage      Bins    Hits    Misses  Coverage
  -----      -----      -----      -----
  Statements        3        3        0   100.00%
=====
Statement Details=====
Statement Coverage for instance /\dff_tb_2#DUT2  --
Line      Item      Count      Source
---      ---
File dff.v
6           1
8           1
10          1
Toggle Coverage:
  Enabled Coverage      Bins    Hits    Misses  Coverage
  -----      -----      -----      -----
  Toggles         10       10        0   100.00%
=====
Toggle Details=====
Toggle Coverage for instance /\dff_tb_2#DUT2  --
Node      1H->0L      0L->1H  "Coverage"
---      -----
clk        1            1   100.00
d          1            1   100.00
en         1            1   100.00
q          1            1   100.00
rst        1            1   100.00
Total Node Count      =      5
Toggled Node Count    =      5
Untoggled Node Count  =      0
Toggle Coverage      =      100.00% (10 of 10 bins)
Total Coverage By Instance (filtered view): 100.00%
```

V. Merged Coverage Report

```
Branch Coverage:
  Enabled Coverage      Bins    Hits    Misses  Coverage
  -----      -----  -----  -----
  Branches          2       2       0   100.00%
=====
=====Branch Details=====
Branch Coverage for instance /\work.dff
Line      Item            Count    Source
----      ---            ----  -----
File dff.v
-----IF Branch-----
 7                      6  Count coming in to IF
 7          1              2
 9          1              4
Branch totals: 2 hits of 2 branches = 100.00%
Statement Coverage:
  Enabled Coverage      Bins    Hits    Misses  Coverage
  -----      -----  -----  -----
  Statements        3       3       0   100.00%
=====
=====Statement Details=====
Statement Coverage for instance /\work.dff  --
Line      Item            Count    Source
----      ---            ----  -----
File dff.v
 6          1              6
 8          1              2
12          1              4
Toggle Coverage:
  Enabled Coverage      Bins    Hits    Misses  Coverage
  -----      -----  -----  -----
  Toggles         10      10       0   100.00%
=====
=====Toggle Details=====
Toggle Coverage for instance /\work.dff  --
Node      1H->0L      0L->1H  "Coverage"
----      -----  -----
  clk           2       2   100.00
  d             2       2   100.00
  en            2       2   100.00
  q             2       2   100.00
  rst           2       2   100.00
Total Node Count      =      5
Toggled Node Count    =      5
Untoggled Node Count =      0
Toggle Coverage      =     100.00% (10 of 10 bins)
Total Coverage By Instance (filtered view): 100.00%
```