Address	Int Vec- tor	Prior- ity	NPR
76 700 76 702 76 704 76 706	254*	BR5**	x
76 710			
76 712 76 714 76 716 76 720 76 722 76 724 76 726 76 732 76 734 76 736 76 740 76 740 76 746 76 750 76 750	†		
72 040 72 042 72 044 72 046 72 050 72 052 72 054 72 066 72 062 72 064 72 066 72 070 72 072 72 072		BR5**	x
72 440 72 442 72 444 72 450 72 450 72 454 72 460 72 462 72 466 72 466 72 470 72 472 72 476		BR5**	<b>X</b>
72 520 72 522 72 524 72 526	224	BR5	X

D	evice	Registers'	Address	Int Vec- tor	Prior- ity	NPR
TA11	Cassette command & status data buffer	(TACS) (TADB)	777 500 777 502		BR6	
TC11, TU56	/ DECtape control & status command word count bus address data	(TCST) (TCCM) (TCWC) (TCBA) (TCDT)	777 340 777 342 777 344 777 346 777 350	2	BR6	X

#### BM873-YA BOOTSTRAP LOADER:

<b>Starting Address</b>	Device
773 000	RF11
773 010	RK11
773 020	Transfer to address contained in
	Switch Register
773 030	TC11
773 050	TM11
773 100	RP11
773 144	RC11
773 210	ASR paper tape reader
773 230	TA11
773 312	PC11

#### BM873-YB BOOTSTRAP LOADER:

Star Addr		Device						
773 773	000 002	RJS03/RJS04 RJS03/RJS04		Unit 0 specified	in	consolo	cwitch	ragistar
773	030	RK11		Unit 0	111	console	SWILL	register
773	030	RK11		specified	in	console	ewitch	ragistar
773	070	TC11	Omit	specified	•••	CONSOIC	SWILL	register
773	110	TM11						
773	136	RF11						
773	150	TJU16						
773	212	RC11						
773	320	RJP04	Disk	Unit 0				
773	322	RJP04		specified				register
773	344	Transfer to address	s in	console sy	wite	ch regist	er	
773	350	RP11		Unit 0				
773	352	RP11		specified			switch	register
773	510-	KL11/DL11		ole TTY R		er		
773	524	TA11		ette Unit				
773	526	TA11	Unit	specified	ın	console	switch	register
773	620	PC11						

### PDP-11/70 BOOTSTRAP LOADER:

Starting Address 17 765 000

21			7		3	2	
			DEV	ICE TYPE		UNIT	*
Device Type:	1	TM11		6	T	WU16	
	2	TC11		7	R	WP04	
	3	RK11		10	R	WS03	14
	4	RP11		11	R	X11	

ABSOLUTE LOADER	BOOTSTR	AP LOADER			
	Address	Contents	Address	Conter	nts
Starting Address: — 500 Memory Size: AK 017 8K 037 12K 057 16K 077 20K 117	— 744 — 746 — 750 — 752 — 754 — 756 — 760	016 701 000 026 012 702 000 352 005 211 105 711 100 376	764 766 770 772 774 776	005 2 177 7 000 7 177 5	02 67 56 65 60 (TTY) 50(PC11
24K 137 28K 157	<del>— 762</del>	116 162	1		

773 000 Paper Tape Bootstrap 773 100 Disk/DECtape Bootstrap 773 200 Card Reader Bootstrap 773 300 Cassette Bootstrap 773 400 Floppy Disk Bootstrap

#### MR11-DB BOOTSTRAP LOADER:

(or larger)

Starting Address	Device	
773 100	RF11	
773 110	RK11	
773 120	TC11	`
773 136	TM11	
773 154	RP11	
773 220	RC11	

#### 7-BIT ASCII CODE:

Octal Code	Char	Octal Code	Char	Octal Code	Char	Octal Code	Char
000	NUL	040	SP	100	@	140	
001	SOH	041	!	101	A	141	a
002	STX	042	"	102	В	142	b
003	ETX	043	#	103	C	143	C
004	EOT	044	\$	104	D	144	d
005	ENQ	045	%	105	E	145	е
006	ACK	046	&	106	F	146	f
007	BEL	047	,	107	G	147	g
010	BS	050	(	110	н	150	h
011	HT	051	)	111	1	151	i
012	LF	052		112	J	152	j
013	VT	053	+	113	K	153	k
014	FF	054	,	114	L	154	1
015	CR	055	-	115	M	155	m
016	SO	056		116	N	156	n
017	SI	057	1	117	0	157	0
020	DLE	060	0	120	P	160	P
021	DC1	061	1	121	Q	161	q
022	DC2	062	2	122	R	162	r
023	DC3	063	3	123	S	163	S
024	DC4	064	4	124	T	164	t
025	NAK	065	5	125	U	165	u
02€	SYN	066	6	126	٧	166	v
027	ETB	067	7	127	W	167	w
030	CAN	070	8	130	X	170	x
031	EM	071	9	131	Y	171	y
032	SUB	072	:	132	Z	172	Z
033	ESC	073	;	133	1	173	{
034	FS	074	<	134	1	174	1
035	GS	075	<	135	1	175	}
036	RS	076	>	136	٨	176	~
037	US	077	?	137	_	177	DEL





# PROGRAMMING CARD

FOR FAMILY OF PDP-11 COMPUTERS

WORD FORMAT: 5 14 12 11 BINARY-OCTAL REPRESENTATION

			MODE
Mode	Name	Symbolic	Description
0	register	R	(R) is operand [ex. R2=%2]
1	register deferred	(R)	(R) is address
2	auto-increment	(R)+	(R) is adrs; (R) + (1 or 2)
2	auto-incr deferred	@(R)+	(R) is adrs of adrs; (R) + 2
4	auto-decrement	-(R)	(R) - (1 or 2); (R) is adrs
5	auto-decr deferred	@-(R)	(R) - 2; (R) is adrs of adrs
6	index	X(R)	(R) + X is adrs
7	index deferred	@X(R)	(R) + X is adrs of adrs

PROGRAM COUNTER ADDRESSING: Reg = 7

2	immediate	#n	operand n follows instr
2	absolute	@#A	address A follows instr
6	relative	A	instr adrs $+ 4 + X$ is adrs
7	relative deferred	@A	instr adrs $+4 + X$ is adrs of adrs

#### LEGEND:

### Op Codes

= 0 for word/1 for byte SS = source field (6 bits)
DD = destination field (6 bits)

R = gen register (3 bits), 0 to 7

XXX = offset (8 bits), +127 to -128

N = number (3 bits)

NN = number (6 bits)

# Operations

( ) = contents of s = contents of source d = contents of destination r = contents of register ← = becomes
X = relative address
% = register definition

Boolean

A = AND V = inclusive OR**★** = exclusive OR ~ = NOT

#### **Condition Codes**

1 = set

\* = conditionally set/cleared -= not affected 0 = cleared

 $\blacktriangle=$  Applies to the 11/35, 11/40, 11/45 & 11/70 computers  $\bullet=$  Applies to the 11/45 & 11/70 computers

# digital equipment corporation

MAYNARD, MASSACHUSETTS

July 1975




#### NUMERICAL OF CODE LIST:

OP Code	Mnemonic	OP Code	Mnemonic	OP Code	Mnemonic
00 00 00 00 00 01 00 00 02 00 00 03 00 00 04 00 00 05	HALT WAIT RTI BPT IOT RESET	00 60 DD 00 61 DD 00 62 DD 00 63 DD 00 64 NN 00 65 SS	ROR ROL ASR ASL MARK MFPI	10 40 00 7 10 43 77	EMT
00 00 06 00 00 07 00 00 77	RTT (unused)	00 66 DD 00 67 DD	MTPI SXT	10 47 77	TRAP
00 01 DD 00 02 OR	JMP RTS	00 77 77	(unused)	10 50 DD 10 51 DD 10 52 DD 10 53 DD	CLRB COMB INCB
00 02 10 00 02 27 00 02 3N	(unused)	01 SS DD 02 SS DD 03 SS DD 04 SS DD 05 SS DD	MOV CMP BIT BIC BIS	10 53 DD 10 54 DD 10 55 DD 10 56 DD 10 57 DD	DECB NEGB ADCB SBCB TSTB
00 02 40	NOP	06 SS DD 07 OR SS	ADD MUL	10 60 DD 10 61 DD 10 62 DD	RORB ROLB ASRB
00 02 77	cond codes	07 1R SS 07 2R SS 07 3R SS 07 4R DD	DIV ASH ASHC XOR	10 63 DD 10 64 00	ASLB
00 03 DD 00 04 XXX 00 10 XXX	SWAB BR BNE	07 50 0R 07 50 1R 07 50 2R	FADD FSUB FMUL	10 64 77 10 65 SS	(unused)
00 14 XXX 00 20 XXX 00 24 XXX 00 30 XXX 00 34 XXX	BEQ BGE BLT BGT BLE	07 50 3R 07 50 40	FDIV >(unused)	10 66 DD	MTPD (unused)
00 4R DD	JSR	07 67 77 ) 07 7R NN	SOB	10 77 77 11 SS DD	MOVB
00 50 DD 00 51 DD 00 52 DD 00 53 DD 00 54 DD 00 55 DD 00 56 DD 00 57 DD	CLR COM INC DEC NEG ADC SBC TST	10 00 XXX 10 04 XXX 10 10 XXX 10 14 XXX 10 20 XXX 10 24 XXX 10 30 XXX 10 34 XXX	BPL BMI BHI BLOS BVC BVS BCC, BHIS BCS, BLO	12 SS DD 13 SS DD 14 SS DD 15 SS DD 16 SS DD	CMPB BITB BICB BISB SUB

#### TRAP VECTORS:

IRAP	VECTORS:		
000	(reserved)	114	Memory Parity
004	Time Out & other errors	240	PIRQ, prog int req
010	illegal & reserved instr	244	Floating Point
014	BPT instruction	250	Memory Management
020	IOT instruction		,
024	Power Fail		
030	EMT instruction		
034	TRAP instruction		

SINGLE OPERAND: OPR dst



Instruction

Operation

NTVC


On Code

Milemonic	op code	Instruction	operation	М	4	٧	·
General							
MOV(B) CMP(B) ADD SUB	■ 1SSDD ■ 2SSDD 06SSDD 16SSDD	move compare add subtract	$d \leftarrow s \\ s - d \\ d \leftarrow s + d \\ d \leftarrow d - s$	* * *	* * * *	0 * *	* * *
Logical							
BIT(B) BIC(B) BIS(B)	<ul><li>3SSDD</li><li>4SSDD</li><li>5SSDD</li></ul>	bit test (AND) bit clear bit set (OR)	$d \leftarrow (\sim s) \land d$ $d \leftarrow s \lor d$	*	*	000	
<b>▲</b> Register							
MUL DIV ASH ASHC XOR	070RSS 071RSS 072RSS 073RSS 074RDD	multiply divide shift arithmetically arith shift combined exclusive OR	r ← r x s r ← r/s d ← r + d	* * * * *	* * * * * *	0 * * * 0	* * * * -

BRANCH: B - - location

If condition is satisfied:
Branch to location,
New PC ← Updated PC + (2 x offset)

adrs of br instr + 2



Op Code = Base Code + XXX

Mnemonic Base Code Instruction Branch Condition

#### Branches

BR BNE BEQ BPL BMI BVC BVS BCC	000400 001000 001400 100000 100400 102400 103000	branch (unconditional) br if not equal (to 0) br if equal (to 0) branch if plus branch if minus br if overflow is clear br if overflow is set br if carry is clear	(always) ≠ 0 = 0 +	Z = 0 $Z = 1$ $N = 0$ $N = 1$ $V = 0$ $V = 1$ $C = 0$
BCS	103000	br if carry is clear br if carry is set		C = 0 C = 1

# Signed Conditional Branches

BGE	002000	br if greater or eq (to 0)	≥0	N + V = 0
BLT	002400	br if less than (0)	<0	N + V = 1
BGT	003000	br if greater than (0)	≥0	$Z \vee (N + V) = 0$
BLE	003400	br if less or equal (to 0)	≤0	$Z \vee (N + V) = 1$

#### **Unsigned Conditional Branches**

BHI	101000	branch if higher	>	C v Z = 0
BLOS	101400	branch if lower or same	<	$C \vee Z = 1$
BHIS	103000	branch if higher or same	>	C = 0
BLO	103400	branch if lower	<	C = 1

### JUMP & SUBROUTINE:

Mnemonic	Op Code	Instruction	Notes
JMP JSR RTS AMARK ASOB	0001DD 004RDD 00020R 0064NN 077RNN	jump to subroutine } return from subroutine } mark subtract 1 & br (if \neq 0)	PC $\leftarrow$ dst use same R aid in subr return (R) $-$ 1, then if (R) $\neq$ 0: PC $\leftarrow$ Updated PC $-$ (2 x NN)

#### TRAP & INTERRUPT:

Mnemonic	Op Code	Instruction	Notes
EMT	104000 to 104377	emulator trap (not for general use)	PC at 30, PS at 32
TRAP	104400 to 104777	trap	PC at 34, PS at 36
BPT	000003	breakpoint trap	PC at 14, PS at 16
IOT	000004	input/output trap	PC at 20, PS at 22
RTI	000002	return from interrupt	
<b>▲</b> RTT	000006	return from interrupt	inhibit T bit trap

#### MISCELLANEOUS:

Mnemonic	Op Code	
HALT WAIT RESET NOP	000000 000001 000005 000240	
● SPL ▲ MFPI ▲ MTPI ● MFPD ● MTPD	00023N 0065SS 0066DD 1065SS 1066DD	


#### CONDITION CODE OPERAT

 -

nemonic	Op Code
CLC	000241
CLV	000242
CLZ	000244
CLN	000250
CCC	000257
SEC	000261
SEV	000262
SEZ	000264
SEN	000270
SCC	000277

# PROCESSOR REGISTER AD

Processor Status Word PS - 777 776



. 04--k 12-----

▲Stack Limit Register —

Program Interrupt Requ
 General Registers

(console use only)

(not for 11/45)
Console Switches & Dis

#### DEVICE REGISTER ADDRESSES:

Dev	ice	Registers	Address	Vec- tor	Prior- ity	NPR
CD11	Card Reader, high spe status & control column count current address data	(CDST) (CDCC) (CDBA) (CDDB)	777 160 777 162 777 164 777 166	230	BR4	X
CR11	Card Reader status buffer, 12-bit char buffer, 8-bit char	(CRS) (CRB1) (CRB2)	777 160 777 162 777 164	230	BR6	
KW11-L	Line Clock	(LKS)	777 546	100	BR6	
KW11-P	Programmable Clock control & status count set buffer counter		772 540 772 542 772 544	104	BR6	
LA30, LA36, LT33, VT05,	Console Terminal keyboard/reader st keyboard/reader b printer/punch stat	uffer	777 560 777 562 777 564	60 64	BR4 BR4	
VT50	printer/punch buff	er	777 566	04	DIA	
LP11, LS11, LV11	Line Printer printer status printer data		777 514 777 516	200	BR4	
PC11	Paper Tape reader status	(PRS)	777 550	70	BR4	
	reader status reader buffer punch status punch buffer	(PRB) (PPS) (PPB)	777 552 777 554 777 556	74	BR4	
RK11/ RK05	Disk Cartridge drive status error control & status word count current bus adrs disk address data buffer	(RKDS) (RKER) (RKCS) (RKWC) (RKBA) (RKDA) (RKDB)	777 400 777 402 777 404 777 406 777 410 777 412 777 416	220	BR5	X
RF11/ RS11	Disk disk control status word count current mem adrs disk address disk address disk dats ext & err disk data buffer maintenance adrs of disk segme	(WC) (CMA) (DAR) (DAE) (DBR) (MA)	777 460 777 462 777 464 777 466 777 470 777 472 777 474 777 476	204	BR5	X
RP11-C, RP03, RPR11/ RPR02	/Disk device status error control status word count bus address cylinder address disk address maintenance 1 maintenance 2 maintenance 3 selected unit cyl adrs silo memory	(RPDS) (RPER) (RPCS) (RPWC) (RPBA) (RPCA) (RPDA) (RPM1) (RPM3) (SUCA)	776 710 776 712 776 714 776 716 776 720 776 722 776 724 776 730 776 732 776 734	254	BR5	X
RX11/ RX01	Floppy Disk command & statu data buffer	(RXCS) (RXDB)	777 170 777 172	264	BR5	

Device	Page 1	isters	Address	Int Vec- tor	Prior- ity	NPR
		13(613	Audiess			
RJP04/ D RWP04/ RP04	control & status #1 word count UNIBUS address desired sector/track address	(RPCS1) (RPWC) (RPBA) (RPDA)	776 700 776 702 776 704 776 706	254*	BR5**	X
	RH11 control &	(RPCS2)	776 710			
	status drive status error register #1 attention summary look ahead data buffer maintenance register drive type serial number offset desired cylinder current cylinder error #2 error #3 ECC position ECC pattern bus address ext control & status #3	(RPDS) (RPER1) (RPAS) (RPLA) (RPDB) (RPDB) (RPDT) (RPDC) (RPCC) (RPCC) (RPER2) (RPEC1) (RPEC2) (RPEC2) (RPEC3) (RPEC3)	776 712 776 714 776 716 776 720 776 722 776 724 776 730 776 732 776 734 776 734 776 740 776 740 776 740 776 740 776 740 776 746 776 750†			
RJS04/ D RWS04/ RS04, RJS03/ RWS03 RS03	isk control & status #1 word count UNIBUS address desired disk addrs RH11 control & status drive status error attention summary look ahead data buffer maintenance drive type bus address ext control & status #3	(RSCS1) (RSWC) (RSWA) (RSDA) (RSDA) (RSCS2) (RSER) (RSAS) (RSLA) (RSDB) (RSMR) (RSDT) (RSBAE) (RSBAE)	772 040 772 042 772 044 772 046 772 050 772 052 772 054 772 060 772 060 772 064 772 066 772 072 772 072 772 072	204*	BR5**	X
TJU16/ T	ane			224*	BR5**	X
TWU16/ TU16	control & status #1 word count UNIBUS address frame count RH11 control & status drive status error attention summary check character data buffer maintenance drive type serial number tape control bus address ext control & status #3	(MTSC1) (MTWC) (MTBA) (MTFC) (MTCS2) (MTDS) (MTER) (MTCK) (MTCK) (MTDB) (MTDB) (MTDD) (MTDT) (MTDT) (MTSN) (MTCC) (MTBAE) (MTBAE)	772 440 772 444 772 446 772 450 772 452 772 454 772 454 772 460 772 464 772 466 772 466 772 470 772 472 772 474 772 476 †		0	
TMA11/M TU10, TS03	Magnetic Tape status command byte record cntr current mem adrs data buffer read lines	(MTS) (MTC) (MTBRC) (MTCMA) (MTD) (MTRD)	772 520 772 522 772 524 772 526 772 530 772 532	224	BR5	X
**Plug S	r Selectable electable nented on PDP-11/70					

Dev	rice	Registers <sup>'</sup>	Address	Int Vec- tor	Prior- ity	NPR
TA11	Cassette command & status data buffer	(TACS) (TADB)	777 500 777 502		BR6	
TC11/ TU56	DECtape control & status command word count bus address data	(TCST) (TCCM) (TCWC) (TCBA) (TCDT)	777 340 777 342 777 344 777 346 777 350		BR6	X

#### BM873-YA BOOTSTRAP LOADER:

Starting Address	Device
773 000	RF11
773 010	RK11
773 020	Transfer to address contained in
	Switch Register
773 030	TC11
773 050	TM11
773 100	RP11
773 144	RC11
773 210	ASR paper tape reader
773 230	TA11
773 312	PC11

#### BM873-YB BOOTSTRAP LOADER:

Starting Address	Device	
773 000	RJS03/RJS04	Disk Unit O
773 002 773 030	RJS03/RJS04	Unit specified in console switch registe Disk Unit 0
773 030	RK11 RK11	Unit specified in console switch registe
773 070	TC11	and opening in concert enten regions
773 110	TM11	
773 136	RF11	
773 150	TJU16	
		22.27.37.27.0
		unit specified in consule switch registe
773 020	1011	
773 212 773 320 773 322 773 344 773 350 773 510 773 524 773 526 773 620	RC11 RJP04 RJP04 Transfer to addre RP11 RP11	Disk Unit 0 Unit specified in console switch registes in console switch register Disk Unit 0 Unit specified in console switch regis Console TTY Reader Cassette Unit 0 Unit specified in console switch regis

# PDP-11/70 BOOTSTRAP LOADER:

Starting Address 17 765 000

21				7	3	2	-
				DEVICE TYPE		UNIT	•
Device Type:	1	TM11	٠	6		WU16	
	2	TC11		7		WP04	
	3	RK11		10	R	WS03/	4
	4	RP11		11	R	X11	

ABSOL

Startin

MR11-

7-BIT

Oct

03: 03: 03:

B - - location BRANCH: If condition is satisfied: Branch to location. New PC ← Updated PC + (2 x offset) adrs of br instr + 2 BASE CODE Op Code = Base Code + XXX Mnemonic Base Code Instruction **Branch Condition Branches** 000400 branch (unconditional) (always) 001000 ≠ 0 = 0 br if not equal (to 0) BEQ 001400 br if equal (to 0)  $\bar{z} = 1$ BPL 100000 branch if plus N = 0BMI 100400 branch if minus BVC 102000 br if overflow is clear BVS BCC BCS 102400 103400 103400 br if overflow is set V = 1br if carry is clear C = 0br if carry is set C = 1Signed Conditional Branches br if greater or eq (to 0)  $\geqslant 0$ br if less than (0) < 0br if greater than (0) > 0br if less or equal (to 0)  $\leqslant 0$ N+V = 0 BLT 002400 N + V = 1BGT 003000  $Z \vee (N + V) = 0$ 003400  $Z \vee (N + V) = 1$ **Unsigned Conditional Branches** 101000 101400 RHI branch if higher  $\begin{array}{c} C \ V \ Z = 0 \\ C \ V \ Z = 1 \end{array}$ BLOS BHIS 103000 C = 0BLO 103400 C = 1JUMP & SUBROUTINE: Mnemonic Op Code Instruction Notes 0001DD 004RDD jump to subroutine JSR use same R RTS 00020R return from subroutine **▲ MARK** 0064NN mark aid in subr return (R) - 1, then if (R) ≠ 0: PC ← Updated PC subtract 1 & br (if # 0) **077RNN ▲**SOB (2 x NN) TRAP & INTERRUPT: Mnemonic Op Code Instruction Notes EMT emulator trap PC at 30, PS at 32 to 104377 (not for general use) TRAP 104400 trap PC at 34, PS at 36

ZVC

1 0 0

\* : -

: : :

\* \* \*

\* \* 0

\* 0 -

dst

ZVC

\* 0 -

\* \* \*

\* \* \*

· 0 -

\* \* \*

\* 0 -

to 104777

000003

000004

000002

000006

breakpoint trap

input/output trap

return from interrupt

return from interrupt

PC at 14, PS at 16

PC at 20, PS at 22

inhibit T bit trap

**BPT** 

IOT

RTI

**▲RTT** 

# MISCELLANEOUS:

Mnemonic	Op Code	Instruction	
HALT WAIT RESET NOP	000000 000001 000005 000240	halt wait for interrupt reset external bus (no operation)	
SPL  MFPI  MTPI  MFPD  MTPD	00023N 0065SS 0066DD 1065SS 1066DD	set priority level (to N) move from previous instr space move to previous instr space move from previous data space move to previous data space	٠


#### CONDITION CODE OPERATORS:



Mnemonic	Op Code	Instruction	NZVC
CLC	000241	clear C	0
CLV	000242	clear V	0-
CLZ	000244	clear Z	- 0
CLN	000250	clear N	0
CCC	000257	clear all cc bits	0000
SEC	000261	set C	1
SEV	000262	set V	1-
SEZ	000264	set Z	- 1
SEN	000270	set N	1
SCC	000277	set all cc bits	1111

# PROCESSOR REGISTER ADDRESSES:

Processor Status Word PS - 777 776




#### ▲Stack Limit Register — 777 774

● Program Interrupt Request —777 772

General Registers	R0 — 777 700	R4 — 777 704
(console use only)	R1 — 777 701	R5 — 777 705
(not for 11/45)	R2 — 777 702 R3 — 777 703	R6 — 777 706 R7 — 777 707

Console Switches & Display Register — 777 570

#### PDP-11/45, 11/70 FLOATING POINT PROCESSOR:



	Mnemonic	Op Code	Instruction	Operation
	OFCC SETF SETI SETD SETL	170000 170001 170002 170011 170012	copy fl cond codes set floating mode set integer mode set fl dbl mode set long integer mode	FD ← 0 FL ← 0 FD ← 1 FL ← 1
	LDFPS STFPS STST	1701 src 1702 dst 1703 dst	load FPP prog status store FPP prog status store (exc codes & adrs	)
POKATION	CLRF, CLRD TSTF, TSTD ABSF, ABSD NEGF, NEGD	1704 fdst 1705 fdst 1706 fdst 1707 fdst	clear floating/double test fl/dbl make absolute fl/dbl negate fl/dbl	fdst ←  fdst  fdst ←  fdst
ULPMENT COR	MULF, MULD MODF, MODD ADDF, ADDD LDF, LDD SUBF, SUBD	171 (AC) fsrc 171 (AC + 4) fsrc 172 (AC) fsrc 172 (AC + 4) fsrc 173 (AC) fsrc	multiply ff/dbl multiply & integerize add fl/dbl load fl/dbl subtract fl/dbl	AC ← AC x fsrc  AC ← AC + fsrc  AC ← fsrc  AC ← AC — fsrc
IGITAL E	CMPF, CMPD STF, STD DIVF, DIVD	$\begin{array}{c} 173 \ ({\rm AC} + 4) \ {\rm fsrc} \\ 174 \ ({\rm AC}) \ {\rm fdst} \\ 174 \ ({\rm AC} + 4) \ {\rm fsrc} \end{array}$	compare fl/dbl (to AC) store fl/dbl divide fl/dbl	fdst ← AC AC ← AC/fsrc
77, 1978 D	STEXP STCFI, STCFL ) STCDI, STCDL) STCFD, STCDF	1/3 (AC + 4) dSt	store exponent (store & convert fl or dbl to int or long int store & convert (dbl-fl)	
974, 1975, 1977, 1978 DIGITAL EQUIPMENT CORPORATION	LDEXP LDCIF, LDCID \ LDCLF, LDCLE \ LDCDF, LDCFD	177 (AC) SIC	load exponent fload & convert int or long int to flor dbl load & convert (dbl-fl)	

# PDP-11/35, 11/40 FLOATING POINT UNIT:

9				N	Z	٧	C
2	FADD	07500R	floating add		*	0	0
2	FSUB	07501R	floating subtract	*	*	Ö	0
3	FMUL	07502R	floating multiply	*	*	Õ	0
3	FDIV	07503R	floating divide	*	*	0	0

#### POWERS OF 2:

n	2n	<u>n</u>	2n 1,024 2,048 4,096
0	- <sub>1</sub>	10	1.024
1	2	11	2,048
2	4	12	4,096
3	8	12 13	8,192 16,384 32,768 65,536
4	16	14	16,384
5	16 32 64 128 256	15 16 17	32,768
6	64	16	65,536
7	128	17	131.072
8	256	18	262,144
9	512	18 19	262,144 524,288