



# POLITECNICO DI BARI

# ELECTRICAL AND INFORMATION ENGINEERING DEPARTMENT

# MASTER'S DEGREE COURSE IN AUTOMATION ENGINEERING - ROBOTICS

#### **SUBJECT**

#### DIGITAL PROGRAMMABLE SYSTEMS

# AVOID CLASH GAME ON FPGA BOARD

PROFESSOR:
Martino De Carlo

**STUDENTS:** 

Mariapaola Germinario

Gianluca Latanza

# **Table of Contents**

Abstract	3
1 Introduction	4
2 Tools	5
2.1 Hardware	5
2.1.1 FPGA board	5
2.1.2 Joystick	6
2.1.3 VGA Screen	6
2.2 Software	7
2.2.1 VHDL	7
3 Code sections	8
3.1 Top level entity	8
3.2 Hw_image_generator	10
3.2.1 Game logic	12
3.2.2 Graphics	15
3.3 Clock dividers	16
3.4 Joystick	17
3.5 VGA	19
3.6 Seven segments	20
3.7 LFSR	22
4 Conclusions	24
Index of images	25
References	26

# **Abstract**

The purpose of the project is to create a game using the Terasic DE10-Lite board. To this end, the game "Avoid Clash" was developed, with the objective of avoiding obstacles falling from above. It was used VHDL language in order to create the game logic and to control the hardware resources.

The project demonstrated the feasibility of developing arcade games on FPGA and provides a foundation for future improvements.

This report will analyze the hardware and software tools used, as well as the game logic and structures implemented in VHDL.

# 1 Introduction

"Avoid Clash" comes from a project which has the aim of developing a game in VHDL language using ad FPGA board and some additional hardware.

The player must move a paddle, located at the bottom of the screen, to avoid obstacles coming from above. The movements are limited to horizontal directions, controlled by a joystick.

The screen display is managed through the VGA port of the FPGA board.

The game begins with the paddle positioned in the center of the play area and the first obstacle descending. The player has 3 lives, indicated by three LEDs on the board, which are lost each time the paddle hits an obstacle. To win a game, the player must reach 100 points; the score is time-based, with one point added for each second of gameplay, and is displayed on three 7-segment displays on the board. If all lives are lost before reaching 100 points, a red screen is shown, the score is frozen, and the game can be restarted using a switch on the board.

When the reset is on, the game is stopped, displaying a black screen, and both lives and score are reset to their initial values.




Figure 1: Avoid Clash

# 2 Tools

#### 2.1 Hardware

The main component is the Terasic DE10-Lite FPGA board. Additionally, the following hardware components are used for game development:

- 1. A-to-B USB cable
- 2. Analog joystick module
- 3. Female-to-Male Dupont wires
- 4. VGA-to-VGA cable
- 5. VGA Screen.

#### 2.1.1 FPGA board

The Intel DE10-Lite Altera MAX 10 board is a development platform designed for learning, prototyping, and creating FPGA-based projects. It is built around the Intel MAX 10 FPGA, a low-cost, low-power programmable device that features approximately 50,000 logic elements (LE) and an integrated analog-to-digital converter (ADC), high-quality integrated USB-Blaster, SDRAM, accelerometer, VGA output, and a 2x20 GPIO expansion connector, which provides a means to connect external devices and sensors for extended functionality.




Figure 2: DE10-Lite Board

For display functionalities, the DE10-Lite board includes a VGA output port that allows users to connect it to standard monitors and display graphic content. The board is fully compatible with Intel Quartus Prime design software, used to develop this project.

The DE10-Lite board is connected to the computer using an A-to-B USB cable. It has 10 user-controllable LEDs and 10 switches; for this project, the LEDs LEDR0, LEDR1, and LEDR2 are used to display the player's lives. The reset is implemented using the board's "SW0" switch. The score is shown on 3 of the 6 seven-segment displays, specifically Hex(0..2), with Hex0 as the least significant digit of the score.

In Figure 2 are highlighted the board components used in the project.

#### 2.1.2 Joystick

The joystick is connected to the FPGA board via three female-to-male Dupont wires: one connected to the 5V power supply, another connected to the ground, and the last one connects the "VRx" pin of the joystick to the board's "JP8[0]" pin, allowing horizontal paddle movements through its readings.




Figure 3: Schematic of the Joystick

#### 2.1.3 VGA Screen

For this project, an LG monitor is used, with a resolution of 1680x1050 pixels, directly connected to the FPGA board via a VGA-to-VGA cable. The monitor specifications are in Figure 4.

#### **General timing**

Screen refresh rate	60 Hz
Vertical refresh	65.221631205674 kHz
Pixel freq.	147.14 MHz

#### Horizontal timing (line)

Polarity of horizontal sync pulse is negative.

Scanline part	Pixels	Time [µs]
Visible area	1680	11.417697431018
Front porch	104	0.70680984096779
Sync pulse	184	1.2505097186353
Back porch	288	1.9573195596031
Whole line	2256	15.332336550224

#### Vertical timing (frame)

Polarity of vertical sync pulse is positive.

Frame part	Lines	Time [ms]
Visible area	1050	16.098953377735
Front porch	1	0.015332336550224
Sync pulse	3	0.045997009650673
Back porch	33	0.5059671061574
Whole frame	1087	16.666249830094

#### 2.2 Software

Quartus Prime Lite Edition is used to implement the code, it is a software tool developed by Intel for designing and programming FPGA devices. It is part of the Quartus Prime design software suite, which provides a comprehensive environment for designing, verifying, synthesizing, and implementing digital logic.

Quartus Prime Lite Edition supports multiple design input methods, including schematic capture, Verilog, VHDL, and SystemVerilog. The tool includes a timing analyzer that verifies the performance of the designed circuit by calculating and analyzing critical paths and ensuring timing requirements are met.

#### 2.2.1 VHDL

VHDL (VHSIC Hardware Description Language) is a hardware description language used to model, simulate, and synthesize digital systems. It is particularly used in designing integrated circuits and FPGA (Field Programmable Gate Array); it allows designers to describe the behaviour and structure of electronic circuits at various levels of abstraction.

The VHDL language can be used to simulate circuit behaviour before physical construction, allowing functional verification of the design.

A fundamental feature of the language is the ability to use constructs for both sequential and concurrent programming.

A typical VHDL project consists of several key components:

- Entity: Defines the component's interface, including inputs, outputs, and ports, and specifies what the component should do without describing how;
- Architecture: Describes the internal implementation of the entity. It can include processes, signals, components, and variables;
- Process: Blocks of sequential code within the architecture that describes the circuit's behaviour. They can be triggered by events on specific signals present in the sensitivity list.

# 3 Code sections

### 3.1 Top level entity

The project is divided into several files to facilitate code management and maintenance. Each component of the game is developed within a single file, which is placed in the project directory. The complete list of files that make up the project is:

- TopLevel.bdf
- Vga controller.vhd
- Hw image generator.vhd
- Clk.vhd
- Joystick.vhd
- LFSR.vhd
- Clk\_obj.vhd
- Clock points.vhd
- Seven\_segment.vhd

Every VHDL project requires a Top Level Entity, the main file, which in this specific case is "TopLevel.bdf." This is a "Block Diagram" file, a tool that allows you to design digital circuits using functional blocks rather than HDL (Hardware Description Language) coding, enabling the visualization of the project structure. Within this file, individual project elements can be placed as symbolic components, after converting them into Symbolic Files, and interconnected with each other or with input/output signals.




Figure 5:Top level entity

The Terasic DE10-Lite features a series of LEDs, switches, and 7-segment displays that can be associated with the input and output signals of the top level through a utility called "Pin Planner" (fig 6), by consulting the DE10-Lite user manual. To make the association, the signals to be mapped must be connected to a corresponding symbol in the schematic file. In this case study, only "n\_blanc" and "n\_sync" are not assigned.

The board provides several clock signals, including one at 50MHz and one at 10MHz, associated with pins PIN\_P11 and PIN\_N5 respectively, which are used within the project as the main clocks for the processes. A reset signal is also used, associated with PIN\_C10, to reset the game.

Regarding outputs, there are the VGA synchronization signals have and value, associated with pins PIN\_N3 and PIN\_N1 respectively; the colour display signals red[3..0], green[3..0], and blue[3..0] representing the red, green, and blue colours of the pixels; the LEDs associated with pins PIN\_A8, PIN\_A9, and PIN\_A10 used to represent lives; and the out\_disp\_1[7..0], out\_disp\_2[7..0], and out\_disp\_3[7..0] signals associated with the 7-segment display.

After planning through the Pin Planner and compiling the code, it is possible to load the code onto the board using the Programmer utility. By selecting the correct hardware, the game can then be executed.

blue[3]	Output	PIN_N2	2	B2_N0	PIN_N2	2.5 V	12mAault) 2	(default)
blue[2]	Output	PIN_P4	2	B2_N0	PIN_P4	2.5 V	12mAault) 2	(default)
blue[1]	Output	PIN_T1	2	B2_N0	PIN_T1	2.5 V	12mAault) 2	(default)
blue[0]	Output	PIN_P1	2	B2_N0	PIN_P1	2.5 V	12mAault) 2	(default)
- clock_10MHz	Input	PIN_N5	2	B2_N0	PIN_N5	2.5 V	12mAault)	
clock_50MHz	Input	PIN_P11	3	B3_N0	PIN_P11	2.5 V	12mAault)	
green[3]	Output	PIN_R1	2	B2_N0	PIN_R1	2.5 V	12mAault) 2	(default)
green[2]	Output	PIN_R2	2	B2_N0	PIN_R2	2.5 V	12mAault) 2	(default)
green[1]	Output	PIN_T2	2	B2_N0	PIN_T2	2.5 V	12mAault) 2	(default)
green[0]	Output	PIN_W1	2	B2_N0	PIN_W1	2.5 V	12mAault) 2	(default)
hsync hsync	Output	PIN_N3	2	B2_N0	PIN_N3	2.5 V	12mAault) 2	(default)
led[2]	Output	PIN_A10	7	B7_N0	PIN_A10	2.5 V	12mAault) 2	(default)
≝ led[1]	Output	PIN_A9	7	B7_N0	PIN_A9	2.5 V	12mAault) 2	(default)
led[0]	Output	PIN_A8	7	B7_N0	PIN_A8	2.5 V	12mAault) 2	(default)
nblank	Output				PIN_AA20	2.5 Vfault)	12mAault) 2	(default)
nsync	Output				PIN_A13	2.5 Vfault)	12mAault) 2	(default)
out_disp_1[7]	Output	PIN_D15	7	B7_N0	PIN_D15	2.5 V	12mAault) 2	(default)
out_disp_1[6]	Output	PIN_C17	7	B7_N0	PIN_C17	2.5 V	12mAault) 2	(default)
out_disp_1[5]	Output	PIN_D17	7	B7_N0	PIN_D17	2.5 V	12mAault) 2	(default)
out_disp_1[4]	Output	PIN_E16	7	B7_N0	PIN_E16	2.5 V	12mAault) 2	(default)
out_disp_1[3]	Output	PIN_C16	7	B7_N0	PIN_C16	2.5 V	12mAault) 2	(default)
out_disp_1[2]	Output	PIN_C15	7	B7_N0	PIN_C15	2.5 V	12mAault) 2	(default)
out_disp_1[1]	Output	PIN_E15	7	B7_N0	PIN_E15	2.5 V	12mAault) 2	(default)
out_disp_1[0]	Output	PIN_C14	7	B7_N0	PIN_C14	2.5 V	12mAault) 2	(default)
out_disp_2[7]	Output	PIN_A16	7	B7_N0	PIN_A16	2.5 V	12mAault) 2	(default)
out_disp_2[6]	Output	PIN_B17	7	B7_N0	PIN_B17	2.5 V	12mAault) 2	(default)
out_disp_2[5]	Output	PIN A18	7	B7_N0	PIN_A18	2.5 V	12mAault) 2	(default)

Figure 6: Pin planner (first part)

out disp 2[4]	Output	PIN_A17	7	B7_N0	PIN A17	2.5 V	12mAault)	2 (default)
out_disp_2[3]	Output	PIN_B16	7	B7_N0	PIN_B16	2.5 V	12mAault)	2 (default)
out_disp_2[2]	Output	PIN_E18	6	B6_N0	PIN_E18	2.5 V	12mAault)	2 (default)
out_disp_2[1]	Output	PIN_D18	6	B6_N0	PIN_D18	2.5 V	12mAault)	2 (default)
out_disp_2[0]	Output	PIN_C18	7	B7_N0	PIN_C18	2.5 V	12mAault)	2 (default)
out_disp_3[7]	Output	PIN_A19	7	B7_N0	PIN_A19	2.5 V	12mAault)	2 (default)
out_disp_3[6]	Output	PIN_B22	6	B6_N0	PIN_B22	2.5 V	12mAault)	2 (default)
out_disp_3[5]	Output	PIN_C22	6	B6_N0	PIN_C22	2.5 V	12mAault)	2 (default)
out_disp_3[4]	Output	PIN_B21	6	B6_N0	PIN_B21	2.5 V	12mAault)	2 (default)
out_disp_3[3]	Output	PIN_A21	6	B6_N0	PIN_A21	2.5 V	12mAault)	2 (default)
out_disp_3[2]	Output	PIN_B19	7	B7_N0	PIN_B19	2.5 V	12mAault)	2 (default)
out_disp_3[1]	Output	PIN_A20	7	B7_N0	PIN_A20	2.5 V	12mAault)	2 (default)
out_disp_3[0]	Output	PIN_B20	6	B6_N0	PIN_B20	2.5 V	12mAault)	2 (default)
red[3]	Output	PIN_Y1	3	B3_N0	PIN_Y1	2.5 V	12mAault)	2 (default)
≝ red[2]	Output	PIN_Y2	3	B3_N0	PIN_Y2	2.5 V	12mAault)	2 (default)
≝ red[1]	Output	PIN_V1	2	B2_N0	PIN_V1	2.5 V	12mAault)	2 (default)
≝ red[0]	Output	PIN_AA1	3	B3_N0	PIN_AA1	2.5 V	12mAault)	2 (default)
- reset	Input	PIN_C10	7	B7_N0	PIN_C10	2.5 V	12mAault)	
vsync vsync	Output	PIN_N1	2	B2_N0	PIN_N1	2.5 V	12mAault)	2 (default)

Figure 7: Pin planner (second part)

### 3.2 Hw\_image\_generator

The file "hw image generator.vhd" manages the game logic and on-screen display.

In the first lines of the file, there are several libraries used in other project files, and these will be explained in this section, but they are applicable to all other files. These lines include the "ieee" library, which is a collection of packages including declarations of types, constants, functions, and standardized procedures. Specifically, the "std\_logic\_1164" package defines a standard for designers to describe interconnection data types used in VHDL modeling. The "std\_logic\_unsigned" package provides a set of unsigned arithmetic, conversion, and comparison functions for std\_logic\_vector. The "std\_logic\_arith" package offers arithmetic, conversion, and comparison functions for signed, unsigned, std\_logic, std\_logic, and std\_logic\_vector.

In the entity definition of hw\_image\_generator, within the generic section containing static parameters, two integers are declared to specify the dimensions of the game area borders. In the port section, the inputs and outputs of the entity are defined.

#### The inputs are:

- Reset, associated with the board switch;
- Clk points, linked to the 1Hz clock;
- Lfsr, number returned by the random number generator;
- Clk, linked to the 20Hz clock;
- Move, a two-bit vector output from the joystick;
- Clk obj, linked to the 10Hz clock;
- Disp ena, display enable input ('1' = display, '0' = blanking);
- Row and column, pixel coordinates on the display.

#### The outputs are:

- Red, green, and blue, std\_logic\_vector outputs that print the desired colour shade on the screen;
- Led, a 3-bit std logic vector output associated with 3 LEDs on the board;
- Out\_disp\_ (1,2,3), 8-bit std\_logic\_vector outputs linked to the seven-segment displays on the board.

Figure 8: Hw image generator entity

Within the architecture, several signals are declared. These are data objects used for communication between processes that can assume different values over time and can be read and written within concurrent processes. They include:

- new\_x, new\_y, represent the coordinates of the center of the paddle, initialized with the central values of the movement range;
- obs\_x, obs\_y, represent the coordinates of the center of the first generated obstacle, intentionally placed in the center of the screen concerning the x-coordinate;
- obs2 x, obs2 y, represent the coordinates of the center of the next obstacle;
- lives, is a 3-bit std\_logic\_vector representing the player's lives ("111" = 3 lives, "110" = 2 lives, "100" = 1 life, "000" = 0 lives);
- points, is an integer representing the player's score, initialized to 0;
- state, is a 2-bit std logic vector representing the game state ("00" = game over, "11" = alive);
- Digit1, Digit2, Digit3, associated with the individual digits displayed on the seven-segment displays, represent units, tens, and hundreds, respectively.

```
BARCHITECTURE behavior OF hw_image_generator IS

signal new_x: integer := 840; -- Coordinata orizzontale del centro del paddle

signal new_y: integer := 950; -- Coordinata verticale del paddle

signal obs_x: integer := 0; -- Coordinata orizzontale iniziale dell'ostacolo
signal obs_y: integer := 0; -- Coordinata verticale iniziale dell'ostacolo
signal obs_y: integer := 0; -- Coordinata orizzontale del secondo ostacolo

signal obs_y: integer := 0; -- Coordinata verticale del secondo ostacolo

signal obs_y: integer := 0; -- Coordinata verticale del secondo ostacolo

signal lives: std_logic_vector(2 downto 0) := "111"; -- Vite del giocatore
signal points: integer := 0; -- Punteggio del giocatore
signal state: std_logic_vector(1 downto 0) := "11"; -- state del gioco ("00" = game over, "11" = in vita)

signal Digit1 : integer := 0;
signal Digit3 : integer := 0;
signal Digit3 : integer := 0;
```

Figure 9: Signals of hw image generator

Starting from line 54, the declaration of the "Seven\_segment" component is made, which represents the interface of the component to the architecture; in this way a structural level of abstraction is applied. Within the component, an input "disp\_in" and an output "disp\_out" are defined, which respectively represent the integer value to be displayed and the corresponding segments to be shown lit.

The component requires the instantiation statement, which maps the interface of the component to other objects in the architecture. In this case, the port map is performed three times, once for each seven-segment display used, and in each instance, the input is mapped to the corresponding Digit(\*) and the output to the corresponding out disp(\*).

Figure 10: Seven segment declaration and port map

#### 3.2.1 Game logic

Within "hw\_image\_generator", the game logic is defined through several processes, which are fundamental units in VHDL used to model sequential behavior in digital systems. These processes are executed concurrently, while instructions within them are executed sequentially. The presence of these processes ensures that the abstraction level is behavioral.

The "score" process manages the score update, which is incremented every second using a 1Hz clock, and updates the display digits in response to signals clk\_points and reset. When reset is high (equal to 1) the process resets the score and the digit values to zero. Otherwise, at every rising edge of the clock, it checks for remaining lives and, if lives are present, increments the score by one and distributes it among the various digits.

Digit1 contains the units digit of the score, obtained using the operation of module 10 on the score; Digit2 contains the tens digit, obtained by performing an integer division of the score by 10 and applying the operation of module 10; Digit3 contains the hundreds digit, obtained by performing an integer division of the score by 100.

Once the score reaches "101," which corresponds to winning, the process freezes the update and displays "100" on the board due to a delay.

In case of defeat, the achieved score remains displayed.

```
65
66
67
              -- Processo di gestione del punteggio
score: process(clk_points, reset)
                     points <= 0;
Digit3 <= 0;
Digit2 <= 0;
                                                - Ripristina il punteggio
Digit1 \leftarrow 0;
                 elsif (rising_edge(clk_points)) then
IF(lives/="000") THEN
                         points <= points + 1; -- Incrementa il punteggio
                         points <= points + 1, -- Incrementa
IF(points = 101)THEN
points <= points; -- mantiene 100
Digit3 <= Digit3;
Digit2 <= Digit2;</pre>
                               Digit1 <= Digit1;
                          Digit3 <= points/100;
Digit2 <= (points/10) mod 10;
Digit1 <= points mod 10;
       ELSE
                         Digit3<=Digit3;
                     Digit2<=Digit2;
Digit1<=Digit1;
END IF;
              end if;
end process;
96
97
```

Figure 11: Points management

The "shift" process handles the movement of the paddle in response to clk\_obj and reset signals. When reset is high, equal to 1, it resets the paddle to its initial coordinates. Otherwise, on a rising edge of the 10Hz clock and when the state is "11" (alive), it checks the input from the joystick, "move."

If "move" is "00" or "01" and there is still enough space, the paddle will move left or right by 50 pixels, respectively. If the input is "10," the paddle will maintain its current position.

```
-- Processo di gestione del movimento del paddle
100
          shift: process(clk_obj, reset)
      101
          begin
102
103
             if reset = '1' then
     Ė
               new_y <= 950;
new_x <= 840;
                                 -- Ripristina la posizione orizzontale del paddle
104
105
             elsif (rising_edge(clk_obj) and state="11") then
  if move = "00" then -- Sposta a sinistra
   if new_x > 361 then -- Verifica che ci sia spazio a sinistra
      106
107
      108
      109
110
                    new_x <= new_x - 50; -- Sposta il paddle a sinistra
                  end if:
               elsif move = "01" then -- Sposta a destra
if new_x < 1319 then -- Verifica che ci sia spazio a destra
111
      112
      113
                    new_x <= new_x + 50; -- Sposta il paddle a destra
114
115
                  end if;
                elsif move = "10" then
      new_x <= new_x; -- Mantiene la posizione attuale
116
117
                end if;
118
             end if:
           end process:
```

Figure 12: Movements management

The "obstacle" process manages the generation and descent of obstacles, and the collision handling in response to clk and reset signals. When reset is high, state and lives are reset to their initial values, a new x coordinate is generated for the new obstacle, and the other coordinates are reset. Otherwise, on a rising edge of the clock at 20Hz, and when the state is "11," the following operations are executed.

At each rising edge of the clock, the obstacle moves downward by 25 pixels until the y coordinate reaches "525," which represents the exact midpoint of the play area along the y-axis. At this point, the first obstacle continues moving downward at the same speed, and a second obstacle is generated with an x coordinate corresponding to a pseudo-random value obtained using the LFSR and y = 0. Subsequently, both obstacles continue moving downward at the same speed until the first obstacle either reaches the end of the play area or collides with the paddle.

Collision occurs if the y coordinate of the obstacle is equal to "875" and at least one of its side edges is within those of the paddle. In this situation, if there are at least two lives remaining, one life is decremented, and the obstacle is moved out of the play area (using an offset on the x coordinate). If only one life remains, after the collision, the life is decremented and on the next rising edge, the state transitions to "00," indicating game over.

When the y coordinate of the obstacle reaches the boundary of the play area, at 1025 pixels, the obstacle disappears by taking on the coordinates of the second obstacle, which in turn has reached the midpoint of the play area, and the coordinates of the second obstacle are reset for the generation of the next obstacle.

Finally, the display of lives on the LEDs is updated.

Figure 13: Obstacle management

#### 3.2.2 Graphics

The "graphics" process is responsible for rendering the graphical elements of the game based on disp\_ena, row, column, and reset declared in the sensitivity list. These determine the colours to be displayed for each pixel. When a high reset signal is present, the colours are set to 0 to display a black screen. Otherwise, if the display enable input (disp\_ena) is logical 1, the display is activated; while if it is 0, the display is turned off again.

Whenever the display is active, various scenarios can occur. When the state is "11", the game area is displayed based on the values read in "row" and "column", as follows:

- A blue paddle, 100 pixels wide and 50 pixels high;
- Black side bands, with a total width of 600 pixels (300 per side), delimiting the game area;
- Two obstacles, one red and one green, each 100x100 pixels in size;
- A white background.

The objects are displayed starting from their center coordinates x and y, with offsets added to determine their dimensions. Upon all lives are lost (lives = "000"), the display turns red to indicate defeat. Conversely, in the case of a victory (i.e., points = 101), the display turns green.

Figure 14: Graphics management

#### 3.3 Clock dividers

In the game, various clocks are used, all derived from the 50MHz clock through clock dividers, except for the clock associated with the joystick, which uses the 10MHz clock of the board.

The three clock dividers created have frequencies of 1Hz, 10Hz, and 20Hz, and are called "clock\_points," "clock\_obj," and "clk," respectively. These frequencies were appropriately chosen based on the game's logic requirements.

The clock divider entity includes an input of type STD\_LOGIC, corresponding to the input clock, and an output, also of type STD\_LOGIC, corresponding to the desired clock.

In its architecture, the behaviour of the clock divider is described. Specifically, in lines 13-14, two signals are declared: clk\_i, an internal clock that will be used to store the new clock to be provided as output, and count i, a counter necessary to keep track of the clock cycles of the original clock.

The process within the clock divider is triggered at each rising edge of the clock\_in, which is included in the sensitivity list of the process. Whenever a rising edge occurs, the counter is incremented by one until it reaches the value obtained using the formula  $(50\ 000\ 000/(2*n)) - 1$ , corresponding to half the period of the input clock minus computational delay. At this point, the clock signal is toggled, and the counter is reset to zero. Finally, the value of the clock in the signal clk\_i is assigned to the output variable (line 28).

The 1Hz clock has a period of 1 second, the 10Hz clock has a period of 1/10 seconds, and the 20Hz clock has a period of 1/20 seconds.

Figure 15: Clock divider sample (20Hz)

#### 3.4 Joystick

The joystick file in the project reads the analog signals from the joystick and converts them into a logical vector sent to the "hw image generator" for managing the paddle movements.

Lines 6 to 10 define the joystick's entity. It has two inputs: a specific ADC 10MHz clock, provided by the board, and a reset which will be mapped as manual switch "SW0" on the board. The only output is a 2-bit logic vector, which indicates the movement's direction.

In the architecture of the file, firstly, the unnamed component is recalled (line 13), which handles the main logic of the ADC components, following a structural logic; subsequently, eight 12-bit std\_logic\_vector signals are declared. Then, through a port map, the input clock, reset, and signals are mapped to the corresponding ones in the unnamed component. The only signal that will read the movements is "ch0," associated with the x-axis of the joystick.

Starting from line 40, the process that manages the behavior of the joystick is described, driven by a 10MHz clock. On the rising edge of the clock, the voltage value from the joystick is read through the signal ch0, and the value of the output move is determined. The paddle will move to the right if the value read is between 0 (000000000000) and 1024 (010000000000), to the left if the value is between 3072 (110000000000) and 4095 (111111111111), otherwise, it will remain in the current position.

Each movement is encoded using a pair of bits: 01 corresponds to right, 00 to left, and 10 to stationary. The chosen value ranges were determined after a series of tests conducted on the joystick.

The reset has not been reprogrammed as it is managed in the unnamed component.

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
use IEEE.std_logic_arith.all;
  2 3 4
  567
       ⊟entity Joystick is
□ port(clk, reset: in std_logic; --clk a 10 MHz
 8 9
                          move : out std_logic_vector(1 downto 0)
         end Joystick;
10
11
12
       □architecture behave of Joystick is
13
       ⊟component unnamed is
14
               port (
                                   in std_logic
out std_logic_vector(11 downto 0);
out std_logic_vector(11 downto 0);
out std_logic_vector(11 downto 0);
15
16
17
18
                    CLOCK
                                                                                                       '0';
                                                                                                                               clk.clk
                                                                                                                -- readings.CHO
                     CH<sub>0</sub>
                                                                               downto 0);
downto 0);
                     CH1
                                                                                                                                     .CH1
                     CH<sub>2</sub>
                                                                                                                                     .CH2
                                   out std_logic_vector(11
out std_logic_vector(11
CH<sub>3</sub>
                                                                               downto
                                                                                                                                     .CH3
                     CH4
                                                                               downto
                                                                                                                                     .CH4
                    CH5 : out std_logic_vector(11 downto 0);
CH6 : out std_logic_vector(11 downto 0);
CH7 : out std_logic_vector(11 downto 0);
RESET : in std_logic
                                                                                                                                     .CH5
                                                                                                                                     .CH6
                                                                                                                                     .CH7
                                                                                                  := '0'
                                                                                                                           reset.reset
          end component unnamed;
         signal ch0: std_logic_vector(11 downto 0);
         signal ch1: std_logic_vector(11
signal ch2: std_logic_vector(11
                                                                    downto
         signal ch3: std_logic_vector(11 downto 0);
signal ch4: std_logic_vector(11 downto 0);
signal ch5: std_logic_vector(11 downto 0);
signal ch6: std_logic_vector(11 downto 0);
signal ch7: std_logic_vector(11 downto 0);
               unnamed_map: unnamed PORT MAP(clk,ch0,ch1,ch2,ch3,ch4,ch5,ch6,ch7,reset);
               process(clk)
      0-00-0-0
               begin
if
                          rising_edge(clk) then
if(ch0<"010000000000" AND ch0>"00000000000") then --ch0 < 1024 AND ch0 > 0
    move<="01"; -- destra
elsif(ch0<"11111111111" AND ch0>"110000000000") then --ch0 < 4095 AND ch0 > 3072
                                     move<="00"; -- sinistra
                                     move<="10"; -- fermo
                          end if;
50
                     end if;
                end process;
          end architecture behave;
```

Figure 16: Joystick code

#### 3.5 VGA

The display logic of the project is managed through two files: "pll0.vhd" and "vga controller.vhd".

The "PLL0" is a utility files that takes as inputs "GND" and the 50MHz clock from the board and provides as output a specific clock for the type of monitor used.

The "vga\_controller.vhd" file describes a VGA (Video Graphics Array) controller responsible for horizontal and vertical synchronization, and it generates necessary signals for displaying images on a VGA monitor. Its inputs include the clock generated by "PLL0" and a voltage signal "Vcc". While, its outputs include "h\_sync" and "v\_sync" for horizontal and vertical synchronization signals, "disp\_ena" for display enablement (1 = display on, 0 = blanking time), row and column integers representing pixel coordinates on the screen, "n\_blank" for direct blacking output to DAC, and "n sync" for sync-on-green output to DAC.

The basic structure of the code is based on existing code and has been appropriately configured for the characteristics of the LG monitor.

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
256
272
283
333
333
333
444
444
447
448
455
555
555
556
666
666
667
77
77
77
             □ENTITY vga_controller IS □ GENERIC(
                                                                   INTEGER := 184; --horiztonal sync pulse width in pixels
INTEGER := 288; --horiztonal back porch width in pixels
INTEGER := 1680; --horiztonal display width in pixels
INTEGER := 104; --horiztonal front porch width in pixels
STD_LOGIC := '0'; --horizonal sync pulse polarity (1 = positive, 0 = negative)
INTEGER := 3; --vertical sync pulse width in rows
INTEGER := 1050; --vertical display width in rows
INTEGER := 1: --vertical front porch width in rows
STD_LOGIC := '1'); --vertical sync pulse polarity (1 = positive, 0 = negative)
                              h_pulse
h_bp
h_pixels
h_fp
h_pol
                        v_pulse
v_bp
v_pixels
v_fp
v_pol
PORT(
                                                                                        STD_LOGIC;
STD_LOGIC;
STD_LOGIC;
STD_LOGIC;
STD_LOGIC;
INTEGER;
INTEGER;
STD_LOGIC;
                                                                                                                                 --pixel clock at frequency of VGA mode being used
--active low asycnchronous reset
--horiztonal sync pulse
--vertical sync pulse
--display enable ('1' = display time, '0' = blanking time)
--horizontal pixel coordinate
--vertical pixel coordinate
--direct blacking output to DAC
--sync-on-green output to DAC
                                                                         IN
                                 reset_n
                               h_sync
v_sync
disp_ena
column
                                                                         OUT
                                                                        OUT
OUT
OUT
OUT
OUT
                                 row
n_blank
                - n_sync : OUT
END vga_controller;
            □ ARCHITECTURE behavior OF vga_controller IS
□ CONSTANT h_period : INTEGER := h_pulse + h_bp + h_pixels + h_fp; --total number of pixel clocks in a row CONSTANT v_period : INTEGER := v_pulse + v_bp + v_pixels + v_fp; --total number of rows in column □ BEGIN
                         n_blank <= '1'; --no direct blanking
n_sync <= '0'; --no sync on green</pre>
                        PROCESS(pixel_clk, reset_n)

VARIABLE h_count : INTEGER RANGE 0 TO h_period - 1 := 0; --horizontal counter (counts the columns)

VARIABLE v_count : INTEGER RANGE 0 TO v_period - 1 := 0; --vertical counter (counts the rows)
                               IF(reset_n = '0') THEN
h_count := 0;
v_count := 0;
h_sync <= NOT h_pol;
v_sync <= NOT v_pol;
disp_ena <= '0';
column <= 0;
row <= 0;</pre>
                                                                                                                         -- reset asserted
                                                                                                                               --reset horizontal counter
--reset vertical counter
--deassert horizontal sync
                                                                                                                               --deassert vertical sync

--disable display

--reset column pixel coordinate

--reset row pixel coordinate
```

Figure 17: Vga\_controller (first part)

```
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
90
91
92
93
94
95
96
97
98
99
91
               ELSIF(pixel_clk'EVENT AND pixel_clk = '1') THEN
                  IF(h_count < h_period - 1) THEN
h_count := h_count + 1;</pre>
                                                                      --horizontal counter (pixels)
                  ELSE
                     v_count := 0;
END IF;
                  END IF;
                  --horizontal sync signal
IF(h_count < h_pixels + h_fp OR h_count >= h_pixels + h_fp + h_pulse) THEN
h_sync <= NOT h_pol; --deassert horiztonal sync pulse
ELSE</pre>
                     h_sync <= h_pol;
                                                         --assert horiztonal sync pulse
                  END IF;
                  --vertical sync signal

IF(v_count < v_pixels + v_fp OR v_count >= v_pixels + v_fp + v_pulse) THEN

v_sync <= NOT v_pol; --deassert vertical sync pulse

ELSE
                                                         --assert vertical sync pulse
                  END IF;
102
103
104
105
106
107
                  --set pixel coordinates
IF(h_count < h_pixels) THEN --horiztonal display time</pre>
                  --set horiztonal pixel coordinate
108
109
110
111
112
113
114
115
116
117
118
                  END IF;
                     set display enable output
                  --set display enable output

IF(h_count < h_pixels AND v_count < v_pixels) THEN
disp_ena <= '1';

ELSE
disp_ena <= '0';

--display time
--enable display
--blanking time
--disable display
                  disp_ena <= '0';
                  END IF;
            END IF;
END PROCESS;
        END behavior;
```

Figure 18:Vga controller (second part)

# 3.6 Seven segments

The file "Seven\_segment.vhd" describes a decoding unit for a 7-segment display. This module takes an integer input "disp\_in" (ranging from 0 to 9), representing the number to be displayed on the 7-segment display. It produces an output of type STD\_LOGIC\_VECTOR with 8 bits, indicating which segments of the 7-segment display should be lit up to display the corresponding number.

Each segment in a display is indexed from 0 to 6 and DP (decimal point), with corresponding positions given in Figure 19. The segment can be turned on or off by applying a low logic level or high logic level from the FPGA, respectively.




Figure 19: Connections between the 7-segment display HEX0 and the MAX 10 FPGA (Terasic, 2020)

Within the architecture of the file, there is a process that is activated whenever "disp\_in" changes its value and using the case-when construct, it maps the integer input value to the corresponding binary output value. Additionally, a default case is included to handle input values outside the range of 0-9.

Figure 20: Seven segment code

#### 3.7 LFSR

The "LFSR.vhd" file implements a pseudo-random number generator based on a Linear Feedback Shift Register (LFSR), used to generate the x-coordinate value for obstacles.

An LFSR is a type of shift register in which input data is generated by a linear function of its internal state, by the exclusive OR (XOR) of some stored bits within the registers. Because the register operation is deterministic, the sequence of values produced by the register is completely determined by its current or previous state. Similarly, because the register has a finite number of possible states, after a certain number of cycles, the output values repeat. [1]

Within the file, there is the declaration of the LFSR entity, which includes an input "clk" of type STD\_LOGIC representing a clock signal, and an output "random\_number" of type STD LOGIC VECTOR, an 11-bit vector containing the generated value.

In the architecture of the file, three signals are declared: "lfsr," a 16-bit STD\_LOGIC\_VECTOR for storing the current state of the register; "feedback," a STD\_LOGIC representing the calculated feedback bit; and "lfsr\_temp," an 11-bit STD\_LOGIC\_VECTOR initialized to zero, which stores a value extracted from lfsr.

The "lfsr" signal is initialized with the value "1100101011111001," chosen to ensure a good distribution of 1s and 0s, facilitating a well-distributed pseudo-random sequence and avoiding an initial value of zero, which would halt generation of zeros.

Starting from line 17, there is a process where at each rising edge of the clock, the feedback bit is computed by performing an XOR operation between bits located at positions 15, 13, 12, and 10 of the lfsr. The lfsr is then updated by shifting all bits to the right by one position and inserting the feedback bit into the least significant position (LSB).

At line 24, the 11 most significant bits are extracted from the register and stored in the temporary variable "lfsr\_temp," representing the generated binary value. To ensure the extracted number falls within the range of pixels corresponding to the game area, it is checked whether the value of lfsr\_temp, properly converted to an integer, lies within that range. If not, it is adjusted by an offset to bring it within range.

Upon completion of the process execution, the temporary value is assigned to the output variable "random number".

Figure 21: LFSR code

# 4 Conclusions

After writing the code and connecting the necessary hardware components, the FPGA board is connected to the computer to run the game.

During project development, a game for FPGA was developed using VHDL. The main objectives included implementing the game logic, managing graphics for visual feedback, and implementing movements using external hardware.

"Avoid Clash" offered us the chance to explore various aspects of FPGA programming, utilizing different architectures and software-hardware interconnections, debugging, simulation, and dividing the project into multiple components.

The project presented challenges and difficulties, including synchronization issues due to the need for appropriate clocks for individual elements, managing reset to ensure game restoration at any time, and implementing code to generate pseudo-random numbers within a predefined range. However, a game with semi-complex logic was successfully realized.

There are several areas where future improvements could be made, such as implementing different difficulty levels by increasing obstacle speed, adding blocks to collect for life recovery, optimizing VHDL code, and incorporating additional features to enhance the gaming experience.




Figure 22: Setup of the game

# Index of images

Figure 1: Avoid Clash	4
Figure 2: DE10-Lite Board	5
Figure 3: Schematic of the Joystick	6
Figure 4:Monitor specifications	6
Figure 5:Top level entity	8
Figure 6: Pin planner (first part)	9
Figure 7: Pin planner (second part)	10
Figure 8: Hw_image_generator entity	11
Figure 9: Signals of hw_image_generator	12
Figure 10: Seven segment declaration and port map	12
Figure 11: Points management	13
Figure 12: Movements management	14
Figure 13: Obstacle management	15
Figure 14: Graphics management	16
Figure 15: Clock divider sample (20Hz)	17
Figure 16: Joystick code	18
Figure 17: Vga_controller (first part)	19
Figure 18:Vga_controller (second part)	20
Figure 19: Connections between the 7-segment display HEX0 and the M	IAX 10 FPGA (Terasic, 2020)
	21
Figure 20: Seven segment code	21
Figure 21: LFSR code	23
Figure 22: Setup of the game	24

# References

Linear Feedback Shift Register. (n.d.). Retrieved from https://it.wikipedia.org/wiki/Registro\_a\_scorrimento\_a\_retroazione\_lineare

Martino, D. C. (2024). "Laboratory and VHDL Programming Slides.

Terasic. (2020). DE10-Lite User Manual.