
#### Homework T1...




#### Questions/homework T1:

- Identify the current available devices with the largest #cores; state how many in the device/package & show an image
  - a) Designed by Intel
  - b) Designed by AMD
  - c) Designed by ARM
  - d) Designed by a japanese company
  - e) Designed by chinese company
  - f) Worldwide
- 2. What are the key chalenges to design a chip with a very large number of cores?



#### Question: max number of physical cores?






#### Intel


### Xeon Phi package: up to 72 cores

(discontinued in 2018)



# Question: max number of physical cores?






#### Intel

4<sup>th</sup> generation


Xeon Platinum 8480p package: 56 cores Sapphire Rapids, 10nm?

Note: 8490H go up to 60 cores




#### Question: max number of physical cores?





#### **AMD**

Epyc Rome & Milan: 64 cores



Note:

Soon this year

**Epyc Bergamo: 96 cores** 

aesolution


#### Question: max number of physical cores?



**ARM** 

**Ampere Altra Max: 128 cores** 

Altra Max Block Diagram




#### Question: max number of physical cores?






#### Question: max number of physical cores?





Japan



PEZY-SC2: 2048 cores

+ 8x MIPS cores (2017)

**PEZY-SC3**: 8192 cores

(due in 2019, but...)

**PEZY-SC4**: 16384 cores

(due in 2020, but...)

						EZUP (OT I									Local St	torage (1	6 KB)
	City	City	City	Zity	City	elty	City	City	City	City	City	City	City	City	City	City	
	City	City	City	City	City	City	City	City	City	City	City	City	City	City	City	City	
	City	City	City	City	City	City	City	City	City	City	City	City	City	City	City	City	
	City	City	City	City	City	City	City	City	City	City	City	City	City	City	City	City	1
7)	City	City	City	City	City	City	City	City	City	City	City	City	City	City	City	City	Pro
	City	City	City	City	City	City	City	City	City	City	City	City	City	City	City	City	Pic
	City	City	City	City	City	City	City	City	City	City	City	City	City	City	City	City	
)	City	City	City	City	City	City	City	City	City	City	City	City	City	City	City	City	
		LLC (40 MiB)															MIP:
)	Custom TCI Link (0.5 TB/s)					Custom TCI Link (0.5 TB/s)				DDR4-3200 (64bit 25.6 GB/s)				DDR4-3200 (64bit 25.6 GB/s)			MIP: P66
	Custom TCI Link (0.5 TB/s)					Custom TCI Link (0.5 TB/s)				DDR4-3200 (64bit 25.6 GB/s)			,	DDR4-3200 (64bit 25.6 GB/s)			MIP:

Host I/F

ocessor I/F

P6600

#### Question: max number of physical cores?






#### China

### **Sunway SW 26010: 256+4 cores**

(in #1 TOP500, June 2016)





#### Question: max number of physical cores?

人入

Cerebras WSE-2 Engine
The Largest Chip Ever Built

Wafer

46,225 mm<sup>2</sup> silicon

2.6 Trillion transistors

850,000 AI optimized cores

40 Gigabytes on chip me

20 Petabyte/s memory bandwidth

220 Petabit/s fabric bandwidth

1.2 Terabit/s ingest bandwidth

7nm Process technology at TSMC

Worldwide

AJProença, Parallel Computing, MEI, UMinho, 2022/23