

E85: Digital Electronics and Computer Engineering

Lab 11: Multicycle Processor

Objective

In this lab, you will build, simulate, and debug a multicycle RISC-V processor in SystemVerilog.

1. Multicycle RISC-V Processor

Figure 1 (near the end of this lab) shows the complete multicycle processor. Figure 2 shows the high-level hierarchy of the single-cycle processor including the connections between the controller, datapath, instruction memory, and data memory. Your multi-cycle processor has only a single unified memory and has slightly different control signals, so you will need to modify these connections. Sketch a diagram similar to Figure 2 showing your controller, datapath, and memory modules. Draw a box for the **riscv** module that should encompass the controller and datapath. Label the signals passing between blocks.

Write a hierarchical Verilog description of the processor. The processor should have the following module declaration. The memory signals are tapped out for testing purposes. Use your controller from Lab 10 and any general Verilog building blocks you need (e.g., muxes, flops, adders, ALU, register file, immediate extender, etc.) from the single-cycle processor. The single-cycle processor code (`RISCVsingle.sv`) is on the class web site and you may wish to cut and paste blocks from it.

```
module top(input logic      clk, reset,
            output logic [31:0] WriteData, DataAddr,
            output logic        MemWrite);
```

2. Test Bench

The `riscv_testbench.sv` and test code (in assembly `.asm` and machine language `.dat`) are on the class web page. Study the test bench to understand how it determines if your tests succeeded or failed.

Your memory should read the test code from the memory file at startup with the line:

```
initial $readmemh("memfile.dat", RAM);
```

Before you begin simulation, predict what the processor should do while executing the first three instructions. Table 1 has been filled out for you for the first instruction.

Generate simulation waveforms at least for ~~clk~~, ~~reset~~, ~~PC~~, Instr, state, SrcA, ~~SrcB~~, ALUResult, ~~Adr~~, ~~WriteData~~, and ~~MemWrite~~. Display the 32-bit signals in hexadecimal for ease of reading (select the signals and right click, then choose Radix). Compare against your expectations. You may wish to add other signals to help debug. Fix any problems you may find until your code executes the program as expected and the testbench reports success.

Refer to the previous lab for debugging hints. Fix all relevant warnings from Quartus and Questa before you debug further. It will save you much time to carefully predict what each of the signals in your waveforms should be doing on each cycle, and to systematically debug beginning with the first known discrepancy and working your way backward until you have good inputs and bad outputs and have isolated the bug.

Common bugs include:

- Copying the single-cycle processor top, riscv, or datapath interface with signals that don't match the multi-cycle processor. Be sure you have a clear idea what belongs in each module. You will likely save time if you sketch a picture similar to Figure 2 and identify what signals flow between the riscv and memory modules.
- Connecting signals in different orders in a module declaration vs. in the instantiation.
- Forgetting to declare internal signals, or giving them the wrong widths.
- Inconsistent capitalization or spelling.

If you've checked these and your processor still isn't working, try adding all the outputs of the controller to your sim and make sure none are floating or X. If you still haven't found the problem, refer to your predicted waveforms in Table 1 and check that the processor is doing the right thing on each step. If the first few instructions are correct, you may need to extend the table to predict what the rest of the program should be doing. (Once you've filled out the table for several instructions, you may get the hang of the pattern and only fill out entries that are interesting...)

What to Turn In

1. Please indicate how many hours you spent on this lab. This will be helpful for calibrating the workload for next time the course is taught. → *7 hours*
2. Diagram showing your memory, riscv, datapath, and controller block hierarchy and names of all signals between them.
3. Hierarchical SystemVerilog for your top-level processor module (and submodules) matching the declaration given above.
4. Table 1 showing key signals for at least the first three instructions.

5. Simulation waveforms (in the order listed above) at least for the specified signals. Does your system pass your testbench? Circle or highlight the waves showing that the correct value is written to the correct address, and make sure it is legible.

Please indicate any bugs you found in this lab manual, or any suggestions you would have to improve the lab.







Figure 1: Complete multicycle processor



2) Diagram → The second one where the ~~*~~ is







Figure 2: Single-cycle processor interfaced to external memories

3. Hierarchical SystemVerilog for your top-level processor module (and submodules) matching the declaration given above.



```

//START OF MULTI-CYCLE PROCESSOR!!
//everything correct here!!

module top(input logic      clk, reset,
           output logic [31:0] writedata, Adr,
           output logic         Memwrite);
    logic [31:0] Readdata;

    // instantiate processor and memories
    RISCVmulti RISCVmulti(clk, reset, Readdata, Adr, Memwrite, writeData);
    dmem dmem(clk, Memwrite, Adr, writeData, Readdata);
endmodule

//MEMORY - CORRECT!!
module dmem(input logic      clk, WE,
             input logic [31:0] A, WD,
             output logic [31:0] RD);

    logic [31:0] RAM[63:0];
    initial
        $readmemh("memfile.dat",RAM);
    assign RD = RAM[A[31:2]]; // word aligned
    always_ff @(posedge clk)
        if (WE) RAM[A[31:2]] <= WD;
endmodule

//RISKV includes datapath and controller
module RISCVmulti( input logic      clk, reset,
                   input logic [31:0] Readdata,
                   output logic [31:0] Adr,
                   output logic         Memwrite,
                   output logic [31:0] writeData);

    logic      ALUSrc, Regwrite, Zero, AdrSrc, IRWrite, PCwrite;
    logic [1:0] ResultSrc, ImmSrc, ALUSrcA, ALUSrcB;
    logic [31:0] Instr;
    logic [2:0]  ALUControl;

    controller c(clk, reset, Instr[6:0], Instr[14:12], Instr[30], zero, ImmSrc, ALUSrcA,
                  ALUSrcB, ResultSrc, AdrSrc, ALUControl, IRWrite, PCwrite,
                  Regwrite, Memwrite);

    datapath dp(clk, reset, ResultSrc, PCwrite, AdrSrc, ALUSrcA, ALUSrcB, Regwrite, IRWrite,
                ImmSrc, ALUControl, Readdata, Zero, Instr, WriteData, Adr);
endmodule

module datapath(input logic      clk, reset,
                 input logic [1:0] ResultSrc,
                 input logic      PCWrite, AdrSrc,
                 input logic [1:0] ALUSrcA, ALUSrcB,
                 input logic      RegWrite, IRWrite,
                 input logic [1:0] ImmSrc,
                 input logic [2:0] ALUControl,
                 input logic [31:0] ReadData,
                 output logic     Zero,
                 output logic [31:0] Instr,
                 output logic [31:0] WriteData, Adr);

    logic [31:0] PCNext, PC, OldPC;
    logic [31:0] ImmExt;
    logic [31:0] Data;
    logic [31:0] A, SrcA, SrcB;
    logic [31:0] Result;
    logic [31:0] ALUResult, ALUOut;
    logic [31:0] RD1, RD2;

    // next PC logic
    assign PCNext = Result;
    flopen #(32) pcreg1(clk, reset, PCWrite, PCNext, PC);
    mux2 #(32)  pcmux(PC, Result, AdrSrc, Adr);

    //data logic
    flop #(32)  alureg4(clk, reset, ReadData, Data);

    //After the memory
    flopen #(32) pcreg2(clk, reset, IRWrite, ReadData, Instr);
    flopen #(32) pcreg3(clk, reset, IRWrite, PC, OldPC);

    // register file logic
    Extend      Ext(Instr[31:7], ImmSrc, ImmExt);
    flop #(32)  alureg1(clk, reset, RD1, A);
    flop #(32)  alureg2(clk, reset, RD2, WriteData);

```

```

// ALU logic
mux3 #(32) alumnad(PC, OldPC, A, ALUSrcA, SrcA);
mux3 #(32) alumnad(OldData, ImmExt, 2'd0, ALUSrcB, SrcB);
ALU      ALU(SrcA, SrcB, ALUControl, ALUResult, Zero);
Flop   alureg3(clk, reset, ALUResult, ALUOut);
mux3 #(32) Resultmux(ALUOut, Data, ALUResult, ResultSrc, Result);

//moved down bc mau moved it down
Regfile RF(clk, RegFile, Instr[19:15], Instr[24:20],
           Instr[11:7], Result, RD1, RD2);
endmodule

module Extend(input logic [31:] Instr,
              input logic [1:0] ImmSrc,
              output logic [31:0] ImmExt);
  always_comb
    case(ImmSrc)
      2'b00: ImmExt = {20{Instr[31]}}, Instr[31:20];
      2'b01: ImmExt = {20{Instr[31]}}, Instr[31:25], Instr[11:7];
      2'b10: ImmExt = {20{Instr[31]}}, Instr[], Instr[30:25], Instr[11:8], 1'b0;
      2'b11: ImmExt = {20{Instr[31]}}, Instr[19:12], Instr[20], Instr[30:21], 1'b0;
      default: ImmExt = 32'b0; // undefined
    endcase
endmodule

module RegFile(input logic      clk,      //THE SAME NO NEED TO CHANGE
               input logic      WE3,
               input logic [4:0] A1, A2, A3,
               input logic [31:0] WD3,
               output logic [31:0] RD1, RD2);
  logic [31:0] rf[31:0];
  // three ported register file
  // read two ports combinationaly (A1/RD1, A2/RD2)
  // write third port on rising edge of clock (A3/WD3/WE3)
  // RD1 and RD2 are hardwired to 0
  always_ff @(posedge clk)
    if (~WE3) rf[A3] <- WD3;
  assign RD1 = (A1 != 0) ? rf[A1] : 0;
  assign RD2 = (A2 != 0) ? rf[A2] : 0;
endmodule

module flop #(parameter WIDTH = 8)
  (input logic      clk, reset,
   input logic [WIDTH-1:0] d,
   output logic [WIDTH-1:0] q);
  always_ff @(posedge clk, posedge reset)
    if (reset) q <= 0;
    else       q <= d;
endmodule

//added flop enable
module floopen #(parameter WIDTH = 8)
  (input logic      clk, reset, enable,
   input logic [WIDTH-1:0] d,
   output logic [WIDTH-1:0] q);
  always_ff @(posedge clk, posedge reset)
    if (reset) q <= 0;
    else if(enable) q <= d;
    else          q <= q; //!!!! no lo tiene
endmodule

module mux2 #(parameter WIDTH = 8)
  (input logic [WIDTH-1:0] d0, d1,
   input logic      s,
   output logic [WIDTH-1:0] y);
  assign y = s ? d1 : d0;
endmodule

module mux3 #(parameter WIDTH = 8)
  (input logic [WIDTH-1:0] d0, d1, d2,
   input logic [1:0]      s,
   output logic [WIDTH-1:0] y);
  assign y = s[1] ? d2 : (s[0] ? d1 : d0);
endmodule

module ALU(input logic [31:0] a, b,
            input logic [2:0]  ALUControl,
            output logic [31:0] result,
            output logic        zero);
  logic [31:0] condinvb, sum;
  logic sub;
  assign sub = (ALUControl[1:0] == 2'b01);
  assign condinvb = sub ? ~b : b; // for subtraction orslt
  assign sum = a + condinvb + sub;

  always_comb
    case(ALUControl)
      3'b000: result = sum;           // addition
      3'b001: result = sum;           // subtraction
      3'b010: result = a & b;         // and
      3'b011: result = a | b;         // or
      3'b101: result = sum[31];       //slt
      default: result = 0;
    endcase
  assign zero = (result == 32'b0);
endmodule

```

```

//CONTROLLER

module controller(input logic clk, reset,
    // input logic reset,
    // input logic [1:0] ImmOp,
    input logic [2:0] funct3,
    input logic funct7bs,
    input logic zero,
    output logic [1:0] ImmSrc,
    output logic [1:0] ALUSrcA, ALUSrcB,
    output logic [1:0] ResultSrc,
    output logic AddrSrc,
    output logic [2:0] ALUControl,
    output logic IRWrite, PCWrite,
    output logic RegWrite, MemWrite);

    logic [1:0] aluop;
    logic pcupdate;
    logic branch;
    assign PCwrite = (zero & branch)||pcupdate;

    aludecoder#(h[Op5], aluop, funct3, funct7bs, ALUControl);
    instrdecoder#(op,ImmSrc);
    mainfsm t(clk, reset, op, ALUSrcA, ALUSrcB, Resultsrc, AddrSrc, IRWrite,
    RegWrite, MemWrite, pcupdate, branch, aluop);

endmodule

module aludecoder(
    input logic op,
    input logic [1:0] aluop,
    input logic [2:0] funct3,
    input logic funct7bs,
    output logic [2:0] ALUControl);
    //next state logic
    always_comb // ALU DECODER LOGIC
    casez(aluop)
        2'b00??: ALUControl = 3'0000;
        2'b01000000: ALUControl = 3'0000;
        2'b01000001: ALUControl = 3'0000;
        2'b10000000: ALUControl = 3'0000;
        2'b10000001: ALUControl = 3'0000;
        2'b10000010: ALUControl = 3'0000;
        2'b10000011: ALUControl = 3'0000;
        2'b10010000: ALUControl = 3'0000;
        2'b10010001: ALUControl = 3'0000;
        2'b10010010: ALUControl = 3'0000;
        2'b10010011: ALUControl = 3'0000;
        2'b10100000: ALUControl = 3'0000;
        2'b10100001: ALUControl = 3'0000;
        2'b10100010: ALUControl = 3'0000;
        2'b10100011: ALUControl = 3'0000;
        default: ALUControl = 3'0000;
    endcase
endmodule

module instrdecoder(
    input logic [6:0] op,
    output logic [1:0] ImmSrc);
    //next state logic
    always_comb // instr DECODER LOGIC
    casez(op) //op choose the 5th bit
        2'b00000000: ImmSrc = 2'b00;
        2'b00000001: ImmSrc = 2'b00;
        2'b00000010: ImmSrc = 2'b00;
        2'b00000011: ImmSrc = 2'b00;
        2'b00000100: ImmSrc = 2'b00;
        2'b00000101: ImmSrc = 2'b00;
        2'b00000110: ImmSrc = 2'b00;
        2'b00000111: ImmSrc = 2'b00;
        default: ImmSrc = 2'b00;
    endcase
endmodule

module mainfsm(input logic clk,
    input logic reset,
    input logic op,
    output logic [1:0] ALUSrcB,
    output logic [1:0] ResultSrc,
    output logic AddrSrc,
    output logic zero,
    output logic RegWrite,
    output logic MemWrite,
    output logic branch,
    output logic [1:0] aluop);
    //next state logic
    statestate, nextstate;
    logic [1:0] Adrsrc;
    logic [1:0] ALUSrcA;
    logic [1:0] ALUSrcB;
    logic [1:0] Resultsrc;
    logic zero;
    logic Regwrite;
    logic Memwrite;
    logic branch;
    logic [1:0] aluop;

    always_ff @(posedge clk, posedge reset)
    begin
        if(reset)
            statestate = nextstate;
        else
            statestate = nextstate;
    end

    assign state = logic;
    always_ff @(posedge clk)
    begin
        S0: begin //Fetch
            Adrsrc = 0;
            ImmOp = 0;
            ALUSrcA = 2'b000;
            ALUSrcB = 2'b101;
            aluop = 2'b001;
            aluop = 2'b001;
            Resultsrc = 2'b000;
            pcupdate = 1;
            Regwrite = 0;
            Memwrite = 0;
            branch = 0;
        end

        S1: begin //Decode
            Adrsrc = 0;
            ImmOp = 1;
            ALUSrcA = 2'b001;
            ALUSrcB = 2'b101;
            aluop = 2'b001;
            aluop = 2'b001;
            Resultsrc = 2'b000;
            pcupdate = 0;
            Regwrite = 0;
            Memwrite = 0;
            branch = 0;
        end

        S2: begin //Memaddr
            Adrsrc = 0;
            IRWrite = 0;
            ALUSrcA = 2'b101;
            ALUSrcB = 2'b001;
            aluop = 2'b001;
            Resultsrc = 2'b000;
            pcupdate = 0;
            Regwrite = 0;
            Memwrite = 0;
            branch = 0;
        end

        S3: begin //MemRead
            Adrsrc = 1;
            IRWrite = 1;
            ALUSrcA = 2'b000;
            ALUSrcB = 2'b000;
            aluop = 2'b001;
            Resultsrc = 2'b000;
            pcupdate = 0;
            Regwrite = 0;
            Memwrite = 0;
            branch = 0;
        end
    end
endmodule

```

```

s4: begin //MemtoB
    AdrSrc  = 0;
    IWrite  = 0;
    ALUSrcA = 2'b00;
    ALUSrcB = 2'b00;
    aluop   = 2'b00;
    Resultsrc= 2'b01;
    pcupdate = 0;
    Regwrite = 1;
    Memwrite = 0;
    branch  = 0;
end

s5: begin //Memwrite
    AdrSrc  = 0;
    IWrite  = 0;
    ALUSrcA = 2'b00;
    ALUSrcB = 2'b00;
    aluop   = 2'b00;
    Resultsrc= 2'b00;
    pcupdate = 0;
    Regwrite = 0;
    Memwrite = 1;
    branch  = 0;
end

s6: begin //ExecuteR
    AdrSrc  = 0;
    IWrite  = 0;
    ALUSrcA = 2'b10;
    ALUSrcB = 2'b00;
    aluop   = 2'b10;
    Resultsrc= 2'b00;
    pcupdate = 0;
    Regwrite = 0;
    Memwrite = 0;
    branch  = 0;
end

s7: begin //ALUinB
    AdrSrc  = 0;
    IWrite  = 0;
    ALUSrcA = 2'b00;
    ALUSrcB = 2'b00;
    aluop   = 2'b00;
    Resultsrc= 2'b00;
    pcupdate = 0;
    Regwrite = 1;
    Memwrite = 0;
    branch  = 0;
end

s8: begin //ExecuteL
    AdrSrc  = 0;
    IWrite  = 0;
    ALUSrcA = 2'b10;
    ALUSrcB = 2'b01;
    aluop   = 2'b10;
    Resultsrc= 2'b00;
    pcupdate = 0;
    Regwrite = 0;
    Memwrite = 0;
    branch  = 0;
end

s9: begin //jal
    AdrSrc  = 0;
    IWrite  = 0;
    ALUSrcA = 2'b01;
    ALUSrcB = 2'b00;
    aluop   = 2'b00;
    Resultsrc= 2'b00;
    pcupdate = 1;
    Regwrite = 0;
    Memwrite = 0;
    branch  = 0;
end

s10: begin //BEQ
    AdrSrc  = 0;
    IWrite  = 0;
    ALUSrcA = 2'b10;
    ALUSrcB = 2'b00;
    aluop   = 2'b00;
    Resultsrc= 2'b00;
    pcupdate = 0;
    Regwrite = 0;
    Memwrite = 0;
    branch  = 1;
end

default: begin
    AdrSrc  = 0;
    IWrite  = 0;
    ALUSrcA = 2'b00;
    ALUSrcB = 2'b00;
    aluop   = 2'b00;
    Resultsrc= 2'b00;
    pcupdate = 0;
    Regwrite = 0;
    Memwrite = 0;
    branch  = 0;
end
endcase
endmodule

```

4)

4. Table 1 showing key signals for at least the first three instructions.

$$\begin{aligned}
 \text{Hexadecimal} &\rightarrow 10 \Rightarrow 16 \\
 c &\rightarrow 12 \\
 14 &\Rightarrow 20 \\
 \hookrightarrow 4 \times 1 + 16 \times 1 = 20 \\
 0 &\rightarrow 14
 \end{aligned}$$


Table 1: Expected Operation (after two cycles of reset)

Step	PC	Instr	State	Result	Result Notes
3	00	00500113	S0: Fetch	4	PC+4
4	04	" "	S1: Decode	X	OldPC+Immediate
5	04	" "	S8: ExecuteI	X	ALUResult = $x_0(0) + 5 = 5$
6	04	" "	S7: ALUWB	5	Result = ALUOUT
7	04	" "	S0: Fetch	8	PC+4
8	08	00c00193	S1: Decode	X	OldPC+Immediate
9	08	" "	S8: ExecuteI	X	ALUResult = $x_0(0) + 12 = 12$
10	18	" "	S7: ALUWB	12=C	Result = ALUOUT
11	08	" "	S0: Fetch	12=C	PC+4
12	C	ff718393	S1: Decode	X	OldPC+Immediate
13	C	" "	S8: ExecuteI	X	ALUResult = $x_3(12) - 9 = 3$
14	C	" "	S7: ALUWB	3	Result=ALUOUT
15	C	" "	S0: Fetch	16=10	PC+4
16	10	0023e233	S1: Decode	X	OldPC+Imm
17	10	" "	S6: ExecuteR	X	ALUResult =
18	10	" "	S7: ALUWB	7	Result = ALUOUT
19	10	" "	S0: Fetch	20=14	PC+4
20	14	0041f2d3	S1: Decode	X	OldPC + Imm
21	14	" "	S6: ExecuteR	X	ALUResult =
22	14	" "	S7: ALUWB	4	Result = ALUOUT
23	14	" "	S0: Fetch	24	PC+4
24	24	004282b3	S1	X	
25			S6		
26			S7	21	
27			S0		
28					
29					
30					
31					
32					
33					
34					
35					
36					
37					
38					
39					
40					
41					
42					
43					

(Only fill in the notes column if it is helpful to you to understand what is happening and why.)

5. Simulation waveforms (in the order listed above) at least for the specified signals. Does your system pass your testbench? Circle or highlight the waves showing that the correct value is written to the correct address, and make sure it is legible.

My system does pass the testBench



Showed above that the 1st 4 instructions work ✓

