



Proving in real time! Why? Which applications?

- Minimizing latency <-> Minimizing cost
- Fundamental for the AggLayer
 - Minimizes the finality between cross-chain operations.
 - Enables high number of chains without all the chains having to follow all other chains.
- Beam Chain is based on zkVMs

Recurser

🕩 polygon

Zisk

PIL2 Language

Prover

Zisk


- Architecture designed for low latency
- Rust generation proving system
- Decentralized architecture
- Low proof generation cost.
- Fully open source
- Based on Polygon zkEVM and Plonky3 proving technology.



PIL2 language


- Low level/ High Level constructive arithmetization language.
- Constant generation embedded in the same language.
- Designed for easy to audit the arithmetization.
- STDLib written in PIL2 to support basic constructions:
 - Permutation checks,
 - Logup / Lookup
 - Range checks
 - Copy constraints
 - o Etc.
- VADCOP support
- PILOUT standard output format.

VAriable Degree COmposite Prof (VADCOP)



Prover








Prover advantages


- Prover/Verifier does not need to be recompiled for each proof.
- Standard interface (JSON-RPC GRPC CLI)
- Prover can be used as a library in your own code.
- Prover can ve a service running in a single server or in a decentralized computation infrastructure.
- Architecture designed to minimize the latency.
- Open source.



Zisk Architecture














- ZisK is an execution environment that includes a generic zkVM
- Can be understood as an embedded system.



Bus Connecting Multiple LogUp's







SUM1 + SUM2 + SUM3 + ... = 0



oppolygon polygon

Zisk Processor

Just 2 registers

PC


SP

col witness sp; // Stack pointer


col witness pc; // Program counter

col fixed step; // clock num


Operation per instruction







```
col witness a[2];
col witness b[2];
col witness c[2];
col witness flag;
```



Loading A

```
col witness a src imm;
col witness a src mem;
col witness a src sp;
col witness a offset imm0;
bus assume (
      step*3,
a src step*(a[0] - step) === 0;
a src imm*(a[0] - a offset imm0) === 0;
```






Loading B

```
polygon
```

```
col witness b src imm;
col witness b src mem;
col witness b use sp imm1;
bus assume (
      ind width,
       step*3+1,
       b offset imm0 + b use sp imm1*sp + b src ind*a[0], // addr
b src c*(b[0] - last c[0]) === 0;
b src imm * (b[0] - b offset imm0) === 0;
b src imm * (b[1] - b use sp imm1) === 0;
```







```
col commit store ra; // Store the return address
col commit store mem;
col commit store use sp;
col commit store offset;
bus assume (
       ind width,
       step*3+2,
       store offset + store use sp*sp + store ind*a[0],
```

Operation

Internal

- flag (op==0)
- copyb (op==1)


External

• Add, sub, mul, div, and, or, sll, slr, (includes user defined coprocessor instructions)

```
polygon
bus assume(
  is external op, // only if op is external
      op,
      a[0], a[1],
      b[0], b[1],
      c[0], c[1],
      flag,
(1 - is external op) * (1 - op) * (1-flag) === 0;
(1 - is external op) * op * (b[0] - c[0]) === 0;
(1 - is external op) * op * (b[1] - c[1]) === 0;
(1 - is external op) * op * (flag) === 0;
flag*(flag -1) === 0;
```




Set new register state






Cached UsualOp coprocessor






Cached UsualOp coprocessor



MemAlign






ZisK Processor

MemAlign

Mem

Continuations



Assembly

- One to One conversion from riskV 64bit -> Zisk
- Other conversions are possible
 - WASM -> Zisk
 - LLVM -> Zisk

```
default offset jmp1 = 4;
default offset jmp2 = 4;
%REG T0 = 0x1000;
%REG T1 = 0x1008;
%REG T2 = 0x1020;
%REG T3 = 0x1028;
%REG T4 = 0 \times 1030;
%REG T5 = 0x1038;
   add([%REG T1], 43) -> [%REG T0]
   copyb([%REG T1], [a+8]) -> [%REG T0]
   copyb([%REG T1 + 16], [%REG T0]) -> [a]
   eq([%REG T1], [%REG T2]), j(label1)
   copyb(0, [%REG T1]) + 33 -> pc, j() -> [%REG T0]
label1:
   flag(0,0), j(label) \rightarrow [REG T0]
```

Zisk advantages



- Uses the PIL2 prover
 - Low latency
 - Decentralized proving generation.
 - Fast proof generation (Plonky3 and Polygon Herzez Technology).
 - o GPU acceleration and Hardware acceleration.
 - VADCOP advantages
 - Continuations.
 - Processor continuatios,
 - Memory continuations.
 - No limit in the resources used in a proof (no zkCounters).
 - Integrates with Recurser
 - Easy to extend precompiles.

Pieces to minimize the latency

	Execution with minimal trace (Non parallelizable in essence)	3s
	o Currently 80MHz,	
	Witness Computation	1s
	o Each worker computes the weednes they need.	
	Computing infrastructure does not require bandith	
9	Subproofs building	4s
	 Highly parallelizable. Impacts in the cost but not in the latency. 	
	Subproofs Aggregation	10s

Distributed Prover Performance

- 1. Prover time reduced from 125.5s down to **12.2s** (10K SHA256)
- 2. Parallel efficiency of **78%**
- 3. Bottleneck: aggregation ends up representing 65% of the proof
- 4. Proof costs increase only 27% while latency proof decreases by 10.3x
- **5.** Significant latency improvements expected from GPU execution!!



Initial tests run at Sellenius supercomputer (reproducible in the cloud)



Leveraging High-Performance Computing for Efficient STARK Provers



O Talk - Stage 3

Ω Ricard Borrell

Intermediate

Future plans



- Documentation and cleaning.
- Precompiles
 - Keccak
 - Arith256 (ecRecover, BN128 pairings, 256 EVM operations).
 - o Sha256
- Engineering optimizations
 - GPU acceleration
 - Hardware Acceleration
 - Parallel zkProcessors.
- Protocol optimizations
 - GKR,
 - Groth continuations,
 - STIR/WHIR,
 - Stark Folding,
 - Mersenne-31,
 - Binius,
 - o Etc
- Aggregation layer integration





https://github.com/0xPolygonHermez/zisk









Jordi Baylina

Co-Founder, Polygon

https://x.com/jbaylina