




Part 8

Design Principles




Processor Speed

Let's rock around the clock tonight

The Clock

- The rate in which instructions are executed is controlled by the CPU clock
- The faster the clock rate, the faster instructions will be executed
- Measured in Hertz – number of oscillations per second




6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

3

The Clock

- Computers are typically (and generically) labeled on the processor clock rate
- In the early 80's it was about 1 Megahertz – million clocks per second
- Now, it is terms of Gigahertz – billion clocks per second



6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

4


Clock and Instructions

- Not all instructions are "equal"
- Some require multiple clock cycles to execute
- For example:
 - a simple add can take a single clock
 - but floating-point math could require a dozen
- Some processors can also execute several instructions at a time

6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

5




Technological Trends

The Constant Evolution

Technological Trends

- Since the design of the integrated circuit, computers have advanced *dramatically*
- Home computer's today have more power than mainframes did 30 years ago
- A hand calculator has more power than the computer that took us to the Moon



6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

7

Integrated Circuits Improved In...

- *Density* – number transistors and wires can be placed in a fixed area on a silicon chip
- *Speed* – how quickly basic logic gates and memory devices operate
- *Area* – the physical size of the largest integrated circuit that can be fabricated

6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

8

Rate of Improvement

- The increase in performance does not increase at a linear rate
- Speed and Density improves *exponentially*
 - from one year to the next... it has been a relatively constant fraction of the previous year's performance
 - ...rather than constant absolute value

6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

9

Rate of Improvement

- On average...
 - number of transistors that can be fabricated on a silicon chip *increases* by about **50%** per year
 - transistor speed *increases* for basic logic gates (AND, OR, etc.) by **13%** per year


6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

10

Moore's Law

- Gordon Moore is one of the co-founders of Intel
- He first observed (and predicted) computer performance improves *exponentially*, not linearly




6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

11

Moore's Law

- *Moore's Law* states the performance doubles every 18 months
- This law has held for nearly 50 years



6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

12

Intel Processors: Over 30 Years

Processor	Year	Speed (KHz)	Transistors	Size (µM)
4004	1971	108	2,300	10
8008	1972	800	3,500	10
8080	1974	2,000	4,500	6
8086	1978	5,000	29,000	3
8088	1979	5,000	29,000	3
80286	1982	6,000	134,000	1.5
80386	1985	16,000	275,000	1.5
80486	1989	25,000	1,200,000	1

6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

13

Intel Processors: Over 30 Years

Processor	Year	Speed (KHz)	Transistors	Size (µM)
Pentium	1993	66,000	3,100,000	0.8
Pentium Pro	1995	200,000	5,500,000	0.6
Pentium II	1997	300,000	7,500,000	0.25
Pentium III	1999	500,000	9,500,000	0.18
Pentium 4	2000	1,500,000	42,000,000	0.18
Pentium M	2002	1,700,000	55,000,000	0.13
Pentium D	2005	2,660,000	291,000,000	0.065
i3	2011	2,930,000 (x2)	382,000,000	0.032


6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

14

Moore's Law – The number of transistors on integrated circuit chips (1971-2018)

Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years. This advancement is important as other aspects of technological progress – such as processing speed or the price of electronic products – are linked to Moore's law.



Data source: Wikipedia (https://en.wikipedia.org/wiki/Moore's_law)

The data visualization is available at OurWorldInData.org. There you find more visualizations and research on this topic.

Licensed under CC-BY-SA by the author Ilan Ross

6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

15


The Late 1990's

- Processor performance (per unit energy dissipation) has also improved *exponentially* rather than linearly
- This has made feasible
 - smart phones
 - tablets
 - handheld consoles

6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

16



von Neumann Architecture

The Information Super Highway

von Neumann Machine Architecture

- Modern computers are based on the design of John von Neumann
- His design greatly simplified the construction of (and use) computers



6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

18

Some von Neumann Attributes

- Programs are stored and executed in memory
- Separation of processing from storage
- Different system components communicate over shared buses




6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

19

The Bus

- Electronic pathway that transports data between components
- Think of it as a "highway"
 - data moves on shared paths
 - otherwise, the computer would be very complex



6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

20

System Bus

- Interconnects the processor with the memory
- Also called the "system bus" since it interconnects the subsystems)




6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

21

System Bus

- The information sent on the memory bus falls into 3 categories
- Three sets of signals
 - address bus
 - data bus
 - control bus



6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

22

Address Bus

- Used by the processor to access a specific piece of data
- This "address" can be
 - a specific byte in memory
 - unique IO port
 - etc...



6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

23

Address Bus Characteristics

- Total number of bits used in the address limits the total number of bytes that can be accessed
- For an address-size of n bits, you have 2^n memory addresses

6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

24

Address Bus Size Examples

- 8-bit → 256 bytes
- 16-bit → 64 KB (65,536 bytes)
- 32-bit → 4 GB (4,294,967,296 bytes)
- 64-bit → 18 EB (18,446,744,073,709,551,616)



6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

25

Historic Address Sizes

- Intel 8086
 - original 1982 IBM PC
 - 20-bit address bus (1 MB)
 - only 640 KB usable for programs
- MOS 6502 computers
 - Commodore 64, Apple II, Nintendo, etc...
 - 16-bit address bus (64 KB)


6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

26

Data Bus

- The actual data travels over the *data bus*
- An integer that has the same number of bits as the system is called a *word*



6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

27

Data Bus

- Different processors use a different amount of bytes to store and manipulate data
- Example:
 - 8-bit system uses 8 bit integers for data
 - 16-bit system uses 16 bits (2 bytes) for data
 - 32-bit system uses 32 bits (4 bytes) for data
 - etc...

6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

28

Data Bus

- Often the processor's address bus and data bus use different bit counts
- Examples:
 - MOS 6502 – 8 bit data, 16 bit address bus
 - Intel 8086 – 16 bit data, 20 bit bus (well 16, but expanded to 20 using a trick)

6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

29

Control Bus

- The *control bus* controls the timing and synchronizes the subsystems
- Specifies what is happening
 - read data
 - write data
 - reset
 - etc...




6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

30

The Bus




6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

31

Processor




6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

32

Components Are On the Bus



6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

33

Reading Data


- Processor has the address, but needs data
- Actions:
 1. processor puts the address on the bus
 2. signals the component to read
 3. component reads the address
 4. component puts the data on the bus
 5. processor stores the data

6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

34

Reading Data




6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

35

Read: Put Address on Bus




6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

36

Read: Signal Component




6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

37

Read: Component Gets Address




6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

38

Read: Component Returns Data




6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

39

Read: Processor Gets Data



6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

40

Writing Data


- Processor has the address and data
- Actions:
 1. processor puts the address and data on bus
 2. signals the component to write
 3. component takes the data and then stores it

6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

41

Writing Data




6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

42

Write: Put Address + Data on Bus




6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

43

Write: Signal Component




6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

44

Write: Component Stores Data



6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

45



CISC vs.
RISC

Highlander: "there only can be one"
(well, not really)

CISC vs. RISC

- There is, an often contentious, debate on how to design a processor
- For instance:
 - how is memory going to be accessed
 - what instructions are needed
 - how to encode/structure them



6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

47

CISC vs. RISC

- Typically the debate comes down to CISC vs. RISC
- Processors are typically put into these two categories
- Rarely is a processor "pure" RISC or CISC
- It is a **design philosophy** with a large "gray" area between extremes



6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

48

CISC

- **C**omplex **I**nstruction **S**et **C**omputer (CISC) emphasizes flexibility in instructions
- Hardware should contain the complexity rather than the software



6/28/2019

Sacramento State - Cook - CISC 35 - Summer 2019

49

The Semantic Gap

- Pre-1980's focused on reducing the "*semantic gap*" between languages and the processor
- *So, can we make instructions more like high-level languages?*



6/28/2019

Sacramento State - Cook - CISC 35 - Summer 2019

50

The Semantic Gap

- In high level languages...
 - blocks are common, but there are no "blocks" in assembly
 - if statements are common, but there is no "if" instruction
 - while statements are common, but there is no "while" instruction



6/28/2019

Sacramento State - Cook - CISC 35 - Summer 2019

51

CISC Reasoning

1. Results in better performance
 - each instruction does more
 - reduces the number of instructions required to implement a program
2. Easier to compile high-level languages
 - statements can be mapped directly into instructions
 - compilers will be simpler and result in more consistent machine code


6/28/2019

Sacramento State - Cook - CISC 35 - Summer 2019

52

CISC Characteristics

- Very few general purpose registers – memory access is emphasized
- Some special-purpose registers
- Instructions can take multiple cycles – depending on how complex




6/28/2019

Sacramento State - Cook - CISC 35 - Summer 2019

53

CISC Characteristics

- Operands are *generalized*
 - each can access different resources – memory, immediates or registers
 - one typically is the destination
- This allows combinations like:
 - register to register
 - register to memory
 - memory to register




6/28/2019

Sacramento State - Cook - CISC 35 - Summer 2019

54

CISC Advantages

- Generally requires fewer instructions than RISC to perform the same computation
- Programs written for CISC architectures tend to take less space in memory



6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

55

CISC Today

- CISC architectures became increasingly complex (some even having case blocks)
- After the 1980's...
 - CISC architectures attempted to have a middle ground between flexibility and complexity
 - dropped instructions that were not used often
 - complex instructions had to justify their implementation (inclusion in the instruction set)

6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

56

Example CISC Processors

- Intel x86
 - evolved from the 8088 processor and contains 8-bit, 16-bit, and 32-bit instructions
 - dominant processor for PCs
- Motorola 68000
 - used in many 80's computers
 - ...including the first Macintosh



6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

57

Example CISC Processors

- VAX
 - contained even more addressing modes than we will cover
 - specialized instructions – even case blocks!
 - supported data types beyond float and int: variable-length strings, variable-length bit fields, etc...

6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

58

Moore's Law and CISC

- Computer speed through the 1980's grew exponentially
- However...
 - rate of increase in processor speed has been far greater than that of memory
 - so, memory *relative to the processor's speed* has gotten much slower



6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

59

Memory is the Bottleneck

- CISC can access memory with nearly every instruction
- But, memory is slow compared to register-to-register operations
- It is far more efficient (now) to do all work on the processor and use memory only when absolutely necessary



6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

60

RISC

- **R**educed **I**nstruction **S**et **C**omputer (RISC) emphasizes simplicity
- Software should contain the complexity rather than hardware



6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

61

RISC

- So, RISC contains fewer instructions than CISC – only the **minimum** needed to work
- Minimize memory accesses
 - only a few instructions can access memory
 - usually limited to register load and store instructions



6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

62

RISC Reasoning

1. Results in higher performance
 - simple instructions can execute at higher clock rates than CISC
 - memory access is limited, ending the bottleneck
2. Easy to compile high-level languages
 - compiler only needs to understand a few instructions
 - compilers can create blocks of instructions fairly robotically


6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

63

RISC Characteristics

- Access to memory is restricted to load/store instructions – that only can be used with a register
- **All** other instructions **only** work with registers




6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

64

RISC Characteristics

- Since registers are used to hold more data, RISC processors typically have many
- Instructions typically take one clock cycle each



6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

65

RISC Advantages

- Simpler instructions make it easier to implement on different processors – and make them more efficient
- Easier to program and master by programmers – less to learn
- Memory access is minimized

6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

66

Example RISC Processors

ARM

- dominant processor used by smartphones - iPhone and Droid
- designed to reduce transistors
- which reduces cost, creates less heat, and uses less power



6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

67

Example RISC Processors

IBM PowerPC 601

- developed in by IBM, Apple, and Motorola (AIM)
- used by 1990's Macintosh computers

6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

68

Addressing: RISC vs. CISC

- There are a large number of possible addressing modes
- RISC tends to limit the number of addressing modes – to about 4 or 5
- CISC tends to have more – sometimes exceeding a dozen or more



6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

69

RISC vs. CISC Comparison

CISC	RISC
Emphasis on hardware complexity	Emphasis on software complexity
Operands are generalized	Load/Store instructions
Low number of registers	Higher number of registers
Instructions tend towards multiple clock cycles	Instructions tend towards one per clock cycle

6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

70

Latest Approach

- After the 1990s, RISC architectures have incorporated some of most useful complex instructions from CISC architectures
- Rely on their micro-architecture to implement these instructions with little impact on the clock cycle

6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

71

CISC Example

```
# n = a * (b + c) - 5

mov  b, %R1
add  c, %R1    # b + c

mul  a, %R1    # a * (b + c)
sub  $5, %R1   # a * (b + c) - 5

mov  %R1, n
```

6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

72

RISC Example

```
# n = a * (b + c) - d

load  b, %R1
load  c, %R2
add   %R1, %R2    # b + c

load  a, %R3
mul   %R3, %R2    # a * (b + c)
load  $5, %R4
sub   %R4, %R2    # a * (b + c) - 5

store %R2, n
```

6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

73



Instruction Operands

How much data does each need?

Instruction Operand

- The number of operands used in an instruction varies greatly by processor
- More operands give greater functionality, but require more bits to store in memory
- Typically processors contain 1, 2 or 3 operands



6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

75

Single Operand Processors

- Single operand processors are also known as *accumulators*
- Operates similar to your hand calculator
- The accumulator register
 - used for all mathematical computations
 - other registers simply are used to compare and hold temporary data
- Examples: MOS 6502

6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

76

Single Operand Instruction

```
# z = 50 - (x + y)

load  x
add   y        # x + y
store temp

load  $50
sub   temp     # 50 - temp

store z
```

6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

77

Two Operand Processors

- Allows two operands to be specified
- For computations, both operands are typically treated as input and one is used to store the result
- Examples:
 - x86 processors
 - PowerPC

6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

78

Two Operand Instruction

```
# z = 50 - (x + y)

mov x, %R1
add y, %R1    # x + y

mov $50, %R2
sub %R1, %R2   # 50 - R1

mov %R2, z
```

6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

79

Three Operand Processors

- Allows two input values like before, but also can specify a third output operand
- The third operand can also be used as a index for simple addressing
- Examples:
 - ARM
 - Intel Itanium

6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

80

Three Operand Instruction

```
# z = 50 - (x + y)

add x, y, %R1    # x + y
sub $50, %R1, z
```

6/28/2019

Sacramento State - Cook - CSc 35 - Summer 2019

81