## Quiz - 2

<b>Due</b> Feb 25 at 11:59pm	Points 100	Questions 25	Time Limit None	
Allowed Attempts Unlimite	ed			

## Take the Quiz Again

## Attempt History

	Attempt	Time	Score	
KEPT	Attempt 6	3 minutes	100 out of 100	
LATEST	Attempt 6	3 minutes	100 out of 100	
	Attempt 5	2 minutes	96 out of 100	
	Attempt 4	6 minutes	92 out of 100	
	Attempt 3	22 minutes	88 out of 100	
	Attempt 2	23 minutes	64 out of 100	
	Attempt 1	72 minutes	52 out of 100	

## ! Correct answers are hidden.

Score for this attempt: 100 out of 100

Submitted Feb 24 at 11:10pm This attempt took 3 minutes.

Question 1	4 / 4 pts
When a voltage of 0V (Low) is applied to the Gate of a PMOS transistor, the transistor is	<b>3</b> :
OFF	
Not enough information	
® ON	

Question 2	4 / 4 pts
Tri-state inverter gate has:	
2 NMOS transistors in the Pull Up Network	

(	)uiz -	2:	EEE234 /	CPE	151	Digital	Integratd	Circuit	Dsgn -	SECTION	V (	02

	2 PMOS transistors in the Pull-Down Network
(6)	2 NMOS transistors in series and 2 PMOS transistors in series
	2 NMOS transistors in series and 2 PMOS transistors in parallel

Question 3	4 / 4 pts
The amount of drain current (I <sub>DS</sub> ) depends on:	
1) Gate to Source voltage (Vgs) 2) Drain to Source voltage (Vds) 3) Bulk to Source voltage (Vsb) 4) Threshold voltage (Vth) 5) Dimensions of MOSFET (W/L)	
Only 1st, 2nd and 3rd options	
All of the mentioned	
Only 1st aption	
Only 5th option	

Question 4	4 / 4 pts
When a voltage of 0V (Low) is applied to the Gate of an NMOS transistor, the transistor	is:
Not enough information	
OFF	
ON ON	

Question 5	4 / 4 pts
<b>W</b> hich of the following will reduce the power dissipated by a CMOS inverter?	
Decrease the supply voltage	

Duiz - 2: EEE234	/ CPE 151 Digital	l Integratd Circuit Dsg	n - SECTION 02

Increase the MOSFET's "off current"	
None of these	
Increase the load capacitance	
Question 6	4 / 4 pts
The drain current I <sub>DS</sub>	
Depends inversely on (Vgs - Vth) in the triode region	
None of the mentioned	
Depends linearly on (Vgs - Vth ) in the saturation region	
Depends on the square of (Vgs - Vth) in the saturation region	
Question 7	4 / 4 pt
	4 / 4 pt
	4 / 4 pts
When $V_{gs}$ reaches to threshold voltage drain current is:	4 / 4 pts
When V <sub>gs</sub> reaches to threshold voltage drain current is:	4 / 4 pts
10 milli Amps	4 / 4 pt:
When V <sub>gs</sub> reaches to threshold voltage drain current is:  min  10 mill Amps  max	
When V <sub>gs</sub> reaches to threshold voltage drain current is:  min  10 mill Amps  max  Close to 0	4 / 4 pts 4 / 4 pts S steps of Layout Design.

Diva		
Spectre		
Assura		

Question 9	4 / 4 pts
When the threshold voltage is more, the (sub threshold) leakage current will be	
o more	
less	
Increasing the threshold voltage, leads to small leakage current when turned off and reduce current flow when turned on.	es
not enough information to determine	
none of the mentioned	

Question 10	4 / 4 pts
CMOS inverter transfer curve has regions of operation	
• three	
o four	
· two	
five	

Question 11	4 / 4 pts
A MOSFET biased in saturation, can act as a good:	

(	)uiz -	2:	EEE234 /	CPE 1	51	Digital	Integratd	Circuit Dsgn	- SECTION 02

inverter inverter	
□ buffer	
current source	
voltage source	
Question 12 4/4	1 pts
A 2:1 MUX is implemented using transmission gates. How many PMOS transistors does it use	?
© 1	
O 4	
® 3	
் 5	
Question 13 4/4	1 pts
Because of short channel effect, the of a MOSFET increases with increasing val of L. (Hint: Ids decreases).	ues
° L	
· mobility	
○ W	
Vth	
Question 14 4/4	1 pts
When a voltage of 2V is applied between the G and S of an NMOS, the transistor is: (assume Vt = 1 V)	

Not enough information

OFF			
ON			

Question 15	4 / 4 pts
When a voltage of -2V is applied to between the G and S of a PMOS transistor, the trait is (Assume  Vtp  = 1V):	nsistor
Not enough information	
® ON	
OFF	

Question 16	4 / 4 pts
Pick the most appropriate statement from below. A 3-input NOR gate has:	
(d) 3 NMOS transistors in series and 3 PMOS transistors in parallel	
(b) 3 PMOS transistors in the Pull-Down Network	
(e) Both (a) and (c) are true	
(c) 3 NMOS transistors in parallel and 3 PMOS transistors in series	
(a) 3 NMOS transistors in the Pull-Down Network	
(f) Both (b) and (d) are true	


Question 17	4 / 4 pts
Which of the following is true about PMOS transistor?	
It provides a good '1'	
○ It uses p-well	

It provides a good '0'
It has positive threshold voltage Vtp

Question 18	4 / 4 pts
Input dependent phase shift is brought about by which of the following transistor non-idealities?	
Non-zero ON-resistance	
Channel-charge injection	
Negative-bias Temperature Instability (NBTI)	
Clock-feed through	

Question 19	4 / 4 pts
Which of the following Capacitances is fundamental to the operation of a MOS transistor	r?
Oxide Capacitance between Gate and Channel	
Depletion capacitance between Drain and Bulk	
Overlap Capacitance between Gate and Source/Drain	
Depletion capacitance between Source and Bulk	

Question 20	4 / 4 pts
In Figure – 1 shown below, which capacitance shorts the input to the output at high frequencies?	



Question 21	4 / 4 pts
Shown below are transistor higher-order effects. Identify a lateral field effect from below.	
c. Body effect	
b. Mobility degradation	
d. Velocity saturation	
a. Subthreshold conduction	

4 / 4 pts
n below.

Question 23	4 / 4 pts
"Pinch-off" occurs in which region of operation?	
Saturation	
Subthreshold	
C Linear	
All the regions	

Question 24	4 / 4 pts
By definition, the time from input to rising output crossing VDD/2 is:	
Rising Contamination delay (todr)	
○ Setup – time	
Rise Time - (tr)	
Rising Propagation Delay (tpdr)	

Question 25	4 / 4 pts
Which of the following effects will cause current through a MOSFET to be higher than e	expected?
None of these	
Velocity saturation	
Drain induced barrier lowering	
Body effect	
Mobility degradation	

Quiz Score: 100 out of 100

9 of 9