Quiz - 3

Due Mar 16 at 11:59pm	Points 100	Questions 10	Time Limit None
Allowed Attempts Unlimite	d		

Take the Quiz Again

Attempt History

	Attempt	Time	Score
KEPT	Attempt 2	2 minutes	100 out of 100
LATEST	Attempt 2	2 minutes	100 out of 100
	Attempt 1	35 minutes	40 out of 100

! Correct answers are hidden.

Score for this attempt: **100** out of 100

Submitted Mar 15 at 9:43pm This attempt took 2 minutes.

Question 1	10 / 10 pts
1. By definition, the minimum time from input to rising output crossing V_{DD}/2 is:	
Rise Time - (tr)	
○ Setup – time	
Rising Contamination delay (tcdr)	
Rising Propagation Delay (tpdr)	

Question 2	10 / 10 pts
In RC Delay Model, which of the following substitutions is valid?	
NMOS transistor with a width of k times the unit transistor has a resistance of 2R/k	
PMOS transistor with a width of k times the unit transistor has a resistance of R/k	
NMOS transistor with a width of k times the unit transistor has a cap of 2kC on the gate	
PMOS transistor with a width of k times the unit transistor has a cap of kC on the gate	

1 of 4 3/15/21, 9:43 PM

Question 3	10 / 10
The falling delay is affected by the resistance	in the network?
● PDN	
PUN	
Question 4	10 / 10 լ
The rising delay is affected by the resistance in	n the network?
® PUN	
PDN	
Question 5	10 / 10
A 2-input NAND gate is designed to achieve the PDN. It has a fan-out of 1.	ne effective Resistance of a unit inverter for PUN a
What is the Kp value for the NAND gate above	∍?
○ Kp = 1	
○ Kp = 1 ○ Kp = 8	

A 2-input NAND gate is designed to achieve the effective Resistance of a unit inverter for PUN and PDN. It has a fan-out of 1.

2 of 4 3/15/21, 9:43 PM

hat is the Kr	ı value for the	NAND gate at	oove?		
Kn = 2					
○ Kn = 8					
○ Kn = 4					
○ Kn = 1					

Question 7	10 / 10 pts
A 2-input NAND gate is designed to achieve the effective Resistance of a unit invertee PDN. It has a fan-out of 1.	er for PUN and
For the NAND gate above, what is the value of the parasitic delay, tpdr, worst case (I component)?	oad-free
® 6RC	
12RC	
○ 5RC	
○ aRC	

Question 8	10 / 10 pts
A 2-input NAND gate is designed to achieve the effective PDN. It has a fan-out of 1.	e Resistance of a unit inverter for PUN and
For the NAND gate above, what is the value of the delay	from the load (parasitic-free component)?
○ 5RC	
12RC	
○ eRC	
4RC	

3/15/21, 9:43 PM

Question 9	10 / 10 pts
For the figure shown below, what is the parasitic delay in terms of T?	
(T is defined as the delay of a parasitic–free fanout-of-1 inverter)	
d=?	
○ 2T	
○ 4T	
® 1T	
© 3T	

Question 10	10 / 10 pts
For the figure shown below, what is the load (fanout) delay in terms of T? (T is defined as the delay of a parasitic–free fanout-of-1 inverter)	
d=?	
ं 1T	
● 4T	
ं 3T	
○ 2Т	

Quiz Score: 100 out of 100

4 of 4