PROJECT 1: REPLAY BUFFER

Page 1

CpE 186 Computer Hardware Design Professor: Dr. Jing Pang

Project 1 Report
Design of 8KB PCIe TLP Replay Buffer

Names: Alexis Ho, Andrew Peterson, Jayven Khoonsirivong, Jeb Chua, Mario Palacios California State University, Sacramento

Table of Contents

ntroduction3
Transaction Layer Packet (TLP)3
Design Purpose3
Engineering Data4
Results Discussion5
Link Cyclic Redundancy Code (LCRC)5
Design Purpose5
Engineering Data6
Verilog Design6
Verilog Testbench
Results Discussion9
Replay Buffer9
Design Purpose9
Engineering Data10
Verilog Design
Verilog Testbench
Results Discussion
Conclusion14

Introduction

PCIe's when compared to a PCI-X work more like a network and being a network, it must pass information along to make things operate properly differently than a PCI-X. The way PCIe's handle transaction from a CPU is by first generating a Write Packet, to transmit it over a bus which in return creates a Read Packet. The packets that are being created can be referenced as a Transaction Layer Packet (TLP), because it occurs in the Transaction Layer of the PCIe. The information contained in the TLP can be simplified to, "write this data to this address." However once the Read Packet is created it must respond with a Completion Packet. This is where the LCRC and Replay Buffer come in and help the PCIe. A LCRC is a function that acts as an error detector and will ensure the contents of a TLP gets across a single PCIe link. The goal of a Replay Buffer is to hold each TLP until the receiving device sends an implicit or explicit acknowledgement. In this lab we will going through majority of these steps, in order to get a more hands-on experience on how data is transferred within a computer. While also analyzing how important each step is in ensuring the correct data is being transmitted.

Transaction Layer Packet (TLP)

Design Purpose

The goal for this part of the lab is to manually create TLP packets. As explained previously, Transaction Layer Packets, occur in the Transaction Layer of the PCIe. Where a Write Packet is first created by the Requester and contains data and an address to which will be sent to the completer, that will then respond with a Read Packet. The completer will decode the data and respond with a Completion Packet. The packet is containing a value that is decoded and must match with the Requester, completing the Transaction Layer of the PCIe.




Figure 1. TLP Packet Examples for Write, Read, and Completion

Engineering Data

TLI	W	rit	e F	ac	ke	t 1	L																														
	31	30	29	28	27	26	25	24	23	2	21	T	20	19	18	Ī	17	16	15	14	13	3 1	12	11	1 10	9	Π	8	7	6	5	4	3	1	2	1	0
DW 0	R	Fr	-			Тур			R	Ī	TC				•	R		•	Т	EP	T	Attr			R							ngth	•	•			
0	0x2	0х	00			0x0)		0		0					0			D 0	0		0			0						0	x001					
DW 1	DW 1 Requester II																			<u> </u>	-	Tag	(un	านร	sed)				La	st BE				1st	t BE		
	0x0000																0x0	00)					0x0				0)xf								
DW 2																	A	ddre	ss [31:2]																R
	Address [31:2] 0x1111111																0																				
DW 3																				TA D																	
																			0xb	ase	oaı.	1															
TLI	P W	rit	e F	ac	ke	et 2	2												Oxb	азе	0a1.	1															
TLI	P W	rit	e F	Pac	:ke	et 2	2	24	23	2	12 21		20	19	18	1	17	16	Uxb	14	Da1.		12	11	1 10	9		8	7	6	5	4	3	3	2	1	0
DW 0	31 R	30 Fr	29 nt		27	₂₆	25	24	R		TC]	20	19	18	R		16	15 T	14 EF	15	Attr		11	R	9		8	7	6	Le	ength	3	3	2	1	0
	31	30	29 nt		27	26	25	24		2]	20	19	18			16	15	14	15	3 1		11		9		8	7	6	Le		3	3	2	2	0
DW 0	31 R	30 Fr	29 nt		27	₂₆	25	eque	R 0		TC 0]	20	19	18	R		16	T D	14 EF	13	Attr 0	(un	านร	R 0 sed)	9		8	, La	6 st BE	Le O	ength	3	1 st	t BE	1	0
DW 0	31 R	30 Fr	29 nt		27	₂₆	25		R 0		TC 0]	20	19	18	R		16	T D	14 EF	13	Attr 0	,	านร	R 0 sed)	9		8			Le O	ength	3	1 st	t BE	1	0
DW 0	31 R	30 Fr	29 nt		27	₂₆	25	eque	R 0		TC 0]	20	19	18	R O	Ad	ddre	15 T D 0	EF 0	1:	Attr 0	(un	านร	R 0 sed)	9		8		st BE	Le O	ength	3	1 st	t BE		R
DW 0 0	31 R	30 Fr	29 nt		27	₂₆	25	eque	R 0		TC 0]	20	19	18	R O	Ad	ddre	15 T D 0	EF 0	1:	Attr 0	(un	านร	R 0 sed)	9		8		st BE	Le O	ength	3	1 st	t BE		
DW 0 0	31 R	30 Fr	29 nt		27	₂₆	25	eque	R 0		TC 0]	20	19	18	R O	Ad	ddre	15 T D 0	EF 0	1:	Attr 0	(un	านร	R 0 sed)	9		8		st BE	Le O	ength	3	1 st	t BE		R
DW 0 0 DW 1	31 R	30 Fr	29 nt		27	₂₆	25	eque	R 0		TC 0]	20	19	18	R O	Ad	ddre	15 T D 0	31:2 678	1:	Attr 0	(un	านร	R 0 sed)	9		8		st BE	Le O	ength	3	1		st BE	st BE Oxf

	31	30 29	28	27 26	25	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DW 0	R	Fmt		Тур	е	R		TC			F	3		Т	EP	At	tr		3					Le	ngth				
0	0	0x0		0x0	0	0 0					0			D 0	0	(0 0x001												
DW 1	Requester ID																Ta	ng				La	st BE			1	st BE		
		0x0000															0x	0c					0x0				0xf		
DW 2	Address [31:2] 0x1111111																R 0												
TLI	P R	ead Pa	ack	et 2																									
TLI	P Re	ead Pa	ack	zet 2	25	4 23	22	21	20	19	18	17	16	15	14	13	12	11	10	9		7	6	5	4	3	2	1	1
				27 26 Typ	e	4 23 R	22	21 TC	20	19		R		Т	14 EP		ı² ttr		10 R	9	s	7	6	Le	ength	3	2	1	
	31	30 29		27 26	e		22		20	19						А				9	8	7	6	Le		3	2	1	
DW 0	31 R	30 29 Fmt		27 26 Typ	e	R O		TC	20	19		R		T D	EP	А	ttr 0		R	9	8	,	ast BI	Le O	ength	<u> </u>	2 1st BE	1	
DW 0	31 R	30 29 Fmt		27 26 Typ	e 0 Requ	R O		TC	20	19		R		T D	EP	А	ttr 0		R	9	s	, ,		Le O	ength	<u> </u>		1	
DW 0	31 R	30 29 Fmt		27 26 Typ	e 0 Requ	R 0 ester		TC	20	19		R O		T D O	EP O	А	ttr 0	ag	R	9	8	, ,	ast Bl	Le O	ength	<u> </u>	1st BE	1	R

TLI	P Co	ompl	etion Packe	t 1																				
		BYT	E 0			BYT	E 1					BY	/TE 2		BYTE 3									
	31	30 29	28 27 26 25 24	20	19 18	15	14	13	12	11 10	9 8	7	6	5	4		3	2	1	. 0				
DW 0	R 0x2	Fmt 0x0a	Type 0	R O	TC 0		(T EP Attr D 0 0				R 0	Length 0x001											
DW 1	Completed ID 0x0100										5	B C M					e Coi							
DW 2			Reque 0x0	ster I 000	D					Ta 0x0			R 0				Lowe	r Ad 0x44		ess				
TLI	P Co	ompl	etion Packe	t 2					0xb	a5eba	11				ſ									
	31	30 29	E U 28 27 26 25 24	23	22 21	BYT	19 18	17 16				BY	TE 2		BYTE 3					2				
DW 0	R 0x2	Fmt 0x0a	Type 0	R	TC 0	20	F	T EP Attr				R		Length 0x001										
DW 1	Completed ID 0x0100										;		Byte Count 0x004											
DW 2	Requester ID 0x0000										0 Tag R Lower Address 0x0c 0 0xE0							ss						
DW 3										ΓΑ DW 12af7			I	1										

Results Discussion

Understanding the formatting for the packets was crucial in order to manually create them. However, after careful reading of the book and having Dr. Pang explain during class it was not so difficult. This section also helped understand the Transaction Layer of PCIe architecture and how packets are assembled and passed for communication.

Link Cyclic Redundancy Code (LCRC)

Design Purpose

The goal for this part of the lab is to create the LCRC bits for each TLP packet. These bits play an important role, because it acts as an error detector. Each packet is given a unique incremental Sequence Number, that will be used to ensure if a TLP was successfully received in the order they were sent. This makes it possible to detect missing TLPs at the Receiver's Data Link Layer.




Figure 2. Link Cyclic Redundancy Cycle (LCRC) Diagram

Engineering Data

```
0 input = 0000 output = xxxxxxxx
5 input = 0000 output = 00000000
10 input = 12ab output = 00000000
15 input = 12ab output = ea0f7f5f
20 input = fe87 output = ea0f7f5f
25 input = fe87 output = 1f88e91a
```

Verilog Design

```
timescale 1ns / 1ps
module LCRC(clk, reset, in, out);
    input clk, reset;
    input [15:0] in;
    output reg [31:0] out;
    integer byteCount, bitCount;
    reg [15:0] tmp;
    reg [7:0] byte;
    reg [31:0] current;
    reg [31:0] previous;
    reg xorBit;
    always @(posedge clk)
        if(reset)
            out = 0;
            previous[31:0] <= 32'b0000_0100_1100_0001_0001_1101_1011_0111;</pre>
            byteCount = 2;
            bitCount = 1;
            byte = in[7:0];
        else
            byteCount = 2;
            bitCount = 1;
            byte = in[7:0];
            for(byteCount = 2; byteCount > 0; byteCount = byteCount - 1)
               for(bitCount = 1; bitCount <= 8; bitCount = bitCount + 1)</pre>
```

7

```
xorBit = previous[31] ^ byte[bitCount - 1];
current[0] = xorBit;
current[1] = previous[0] ^ xorBit;
current[2] = previous[1] ^ xorBit;
current[3] = previous[2];
current[4] = previous[3] ^ xorBit;
current[5] = previous[4] ^ xorBit;
current[6] = previous[5];
current[7] = previous[6] ^ xorBit;
current[8] = previous[7] ^ xorBit;
current[9] = previous[8];
current[10] = previous[9] ^ xorBit;
current[11] = previous[10] ^ xorBit;
current[12] = previous[11] ^ xorBit;
current[13] = previous[12];
current[14] = previous[13];
current[15] = previous[14];
current[16] = previous[15] ^ xorBit;
current[17] = previous[16];
current[18] = previous[17];
current[19] = previous[18];
current[20] = previous[19];
current[21] = previous[20];
current[22] = previous[21] ^ xorBit;
current[23] = previous[22] ^ xorBit;
current[24] = previous[23];
current[25] = previous[24];
current[26] = previous[25] ^ xorBit;
current[27] = previous[26];
current[28] = previous[27];
current[29] = previous[28];
current[30] = previous[29];
current[31] = previous[30];
//output arrangment
out[31] = current[24];
out[30] = current[25];
out[29] = current[26];
out[28] = current[27];
out[27] = current[28];
out[26] = current[29];
out[25] = current[30];
out[24] = current[31];
```

```
out[23] = current[16];
                    out[22] = current[17];
                    out[21] = current[18];
                    out[20] = current[19];
                    out[19] = current[20];
                    out[18] = current[21];
                    out[17] = current[22];
                    out[16] = current[23];
                    out[15] = current[8];
                    out[14] = current[9];
                    out[13] = current[10];
                    out[12] = current[11];
                    out[11] = current[12];
                    out[10] = current[13];
                    out[9] = current[14];
                    out[8] = current[15];
                    out[7] = current[0];
                    out[6] = current[1];
                    out[5] = current[2];
                    out[4] = current[3];
                    out[3] = current[4];
                    out[2] = current[5];
                    out[1] = current[6];
                    out[0] = current[7];
                    previous = current;
                tmp = (in >> ( (byteCount - 1) * 8));
                byte = tmp[7:0];
endmodule
```

Verilog Testbench

```
`include "LCRC.v"
module LCRC_tb;
reg [15:0] in;
reg clk, reset;
```

```
wire [31:0] out;
initial
    $monitor ($time, " input = %h output = %h", in, out);
LCRC LCRC_instant(.clk(clk), .reset(reset), .in(in), .out(out));
initial begin
    clk = 0;
    forever #5 clk <= ~clk;</pre>
initial begin
         reset = 1; in=16'b0;
    #10; reset = 0; in=16'b0001_0010_1010_1011; //enters 12ABhex, outputs
EA0F 7F5Fhex
    #10; in=16'b1111_1110_1000_0111; //enters FE87hex without resetting,
outputs 1F88_E91Ahex
       #10
              $finish;
endmodule
```

Results Discussion

The LCRC works perfectly and allows for a new series of bits to be able to compare with the incoming TLP packet. We can see on the simulation results it can turn a 16bit input and turn it into a new 32bit sequence number.

Replay Buffer

Design Purpose

The goal of this part of the lab, is to create a fully functioning Replay Buffer, that will hold each TLP that is transmitted until it is positively acknowledged or negatively acknowledged by the receiving device. This process is also known as the ACK/NAK protocol. Where once it is positively acknowledged (ACK) it will be removed from the Replay Buffer allowing making room for more TLPs. However, if it is negatively acknowledged (NAK) then that TLP and any other TLPs transmitted after will be retransmitted.




Figure 3. Replay Buffer Diagram

Engineering Data

Verilog Design

```
always@(cs or tim_out or we or ack_nak or busy_n)
        case(cs)
            s0:
                if (busy_n) ns = s1;
                else ns = s0;
            s1:
                if(we) ns = s2;
                else ns = s1;
            s2:
                if (tim_out) ns = s4;
                else ns = s1;
            s3:
                if (ack_nak == 2'b10) ns = s4;
                else ns = s1;
            s4:
                if (ack_nak == 2'b01) ns = s3;
                else ns = s1;
            default: ns = s0;
        endcase
    always@(posedge clk or negedge reset_n)
        if(reset_n) cs <= s0;</pre>
        else cs <= ns;</pre>
endmodule
module replayBuff (input clk, reset_n, tim_out, we,
                   input [1:0] ack_nak,
                   input [11:0] seq,
                   input [15:0] din,
                   output reg ready,
                   output reg [15:0] dout);
    reg [15:0] packetHolder [4095:0];
    integer cnt_Wr, cnt_Rd;
    always@(posedge clk or negedge reset_n)
        if(!reset_n)
            dout <= 16'b0;
```

```
cnt_Rd = 0; cnt_Wr = 0;
        else if(tim_out) // checking for ack_nak timeout
           dout = 16'b0;
        else begin
            if(ack_nak == 01 || ack_nak == 10) // checking on ack_nak is working
                if(!we && !(cnt_Wr == 0)) // should read after ack
                    dout = packetHolder[seq[9:0]];
                    cnt_Rd = cnt_Rd + 1;
                    if(cnt_Wr == 4095) cnt_Wr = 0;
                else dout = 0;
            else begin // no ack for DLLP
                if(we && !(cnt_Wr == 4095)) // overwriting
                    packetHolder[seq[9:0]] = din;
                    cnt_Wr = cnt_Wr + 1;
                    if(cnt_Rd == 4095) cnt_Rd = 0;
                else dout = 16'b0;
           end
   always@(posedge clk or negedge reset_n)
       if(!reset_n || tim_out) ready = 1;
        if (cnt_Rd == 4095) ready = 0;
endmodule
```

Verilog Testbench

```
`include "topLevel.v"
module topLevel_tb;
  reg clk, reset_n, busy_n, tim_out, we;
  reg [1:0] ack_nak;
  reg [15:0] din;
  reg [11:0] seq;
  wire ready;
  wire [15:0] dout;
```

```
initial
       $vcdpluson;
   topLevel t1 (.clk(clk), .reset_n(reset_n), .busy_n(busy_n), .tim_out(tim_out),
.we(we), .ack_nak(ack_nak), .din(din), .seq(seq), .ready(ready), .dout(dout));
   always@(posedge clk)
       $display("
                      Clock
                                = %b
                                                   = %b", clk, reset_n);
                                         Reset
       $display("
                      Data In
                                         Sequence = %h", din, seq);
                   Ack/Nak
Busy
                                = %b Timeout = %b", ack_nak, tim_out);
       $display("
       $display("
                                                   = %b", busy_n, ready);
                                = %b
                                         Reday
                           Write Enable = %b", we);
       $display("
                      Data Out
                                        = %h\n\n", dout);
       $display("
       clk = 0;
       forever #5 clk = ~clk;
   initial
            reset_n = 1; busy_n = 0; tim_out = 0; we = 0;
            din = 16'h0001; seq = 12'h001; ack_nak = 2'b00;
       #100; reset_n = 0;
       #10; we = 1; busy_n = 1;
       #10; ack_nak = 2'b10; we = 0;
       #100; reset n = 1;
       #10; we = 1;
       #10; tim out = 1;
       #10; $finish;
       $dumpfile("dump.vcd");
       $dumpvars(1);
endmodule
```

Results Discussion

The code did not work, and I believe it has to do something to do with our replay buffer. It seems that it is not taking in the bits it needs to hold.

Conclusion

This project over all was a difficult one because it requires a lot of communication not only with the team but with each other components. The LCRC component of the project was completed to our best ability. Nonetheless we did learn vast amount on how the TLP packets are formed and how they are to communicate with devices, and how important the Replay Buffer is in order to keep things going smoothly. There a lot of errors along the way, but in the end this is our best result.