## AIC HW1

## 111511076 陳彥宇

### Code for Problem 1 & 2

```
1. ***----***
2. ***
         setting
3. ***----***
4. .lib "~/U18_HSPICE_Model/mm180_reg18_v124.lib" ff
5. .TEMP 25
6. .op
7. ***----***
8. *** simulation ***
9. ***----***
10. .option post
11. .tran 0.1n 60n
12.
13. .DC V1 0V 1.8V 1mV
14. .probe id_mos = I(MN)
15. ***----***
16. *** parameters
17. ***-----***
18. .param wn = 5.4u
19. .param ln = 1.8u
20. .global VDD GND
21. ***----***
22. ***
       power/input
23. ***-----***
24. Vsupply VDD GND 1.8v
25. V1 Vds GND 1.8V
26. V2 Vgs GND 1.8V
27. ***-----***
28. *** circuit
29. ***-----***
30. MN Vds VDD GND GND n_18_mm w=wn l=ln
```

```
31.
32. ***-----***
33. *** alter ***
34. ***-----***
35. .alter
36. .param wn = 0.54u
37. .param ln = 0.18u
38. .end
```


### Problem 1


According to the waveforms and simulated values,  $\,I_D\,$  is smaller in the SS corner, and larger in the FF corner when compared to TT. The following is the meaning of each corner:

SS (Slow-Slow) Corner: Both NMOS and PMOS transistors are slow. The MOSFETs have higher threshold voltages. The circuit operates slower in this corner. It represents a worst-case scenario in terms of performance.

TT (Typical-Typical) Corner: Both NMOS and PMOS transistors exhibit typical behavior. The process variation is minimal, and the transistor characteristics match the nominal or average conditions. It is the reference point when comparing performance under other corners like SS (slow) or FF (fast).

FF (Fast-Fast) Corner: Both NMOS and PMOS transistors are fast. This results in lower threshold voltages and faster switching, causing the circuit to operate more quickly. It represents a best-case scenario in terms of performance.





### Problem 2

The simulated values are smaller than calculated values potentially due to second-order effects like mobility degradation and narrow-width effect:

#### **Mobility Degradation:**

The effective mobility of charge carriers degrades with higher electric fields (especially in short-channel devices). In my hand calculations, I assume that  $\mu_{\rm n} \ \ {\rm is\ constant}, \ {\rm whereas\ HSPICE} \ {\rm uses\ more\ realistic\ models\ that\ account\ for\ mobility\ degradation\ under\ strong\ inversion\ conditions.}$ 

#### **Narrow-Width Effect:**

When the width of the transistor becomes very small (narrow-width devices), the fringing fields from the gate extend into the sidewalls, causing more of the substrate to be depleted. This makes it harder for the gate to invert the channel, effectively increasing  $V_{th}$ . Notice that even though W/L=5.4um/1.8um & W/L=0.54um/0.18um have the same  $\frac{W}{L}$  ratio,  $I_D$  is smaller when W/L=0.54um/0.18um.

Param.	Sim.	Cal.		
$V_{gs} = 1.8V, V_{ds} = 1.8V$ W/L=5.4um/1.8um	$I_D = 670uA$	$I_D = 862.47uA$		
$V_{\rm gs} = 0.8 \text{V}, \ V_{\rm ds} = 1.8 \text{V}$ W/L=5.4um/1.8um	$I_D = 76.9uA$	$I_D = 93.91uA$		

$V_{gs} = 1.8V, V_{ds} = 1.8V$ W/L=0.54um/0.18um	$I_D = 362uA$	$I_D = 862.47uA$
$V_{gs} = 0.8V$ , $V_{ds} = 1.8V$ W/L=0.54um/0.18um	$I_D = 64.6uA$	$I_D = 93.91uA$

$$\begin{split} &V_{\rm th} = 0.3075 \\ &\mu_0 = 314.1 \, {\rm cm^2/(V \cdot s)} \\ &k_{\rm ox} = 3.9 \\ &\epsilon_0 = 8.854187 \times 10^{-14} F/cm \\ &t_{\rm ox} = 4.2 \times 10^{-7} cm \\ &C_{\rm ox}WL = C_{\rm g} = k_{\rm ox} \frac{\varepsilon_o}{t_{ox}}WL \\ &= 3.9 \times \frac{8.854187 \times 10^{-14}}{4.2 \times 10^{-7}} \times WL \, (F/cm^2) \end{split}$$

$$\begin{split} &I_{D} = \frac{1}{2} k V_{ov}^{2} \\ &= \frac{1}{2} \mu_{n} C_{ox} \frac{W}{L} V_{ov}^{2} \\ &= \frac{1}{2} \mu_{n} \frac{\varepsilon_{ox}}{t_{ox}} V_{ov}^{2} \\ &= \frac{1}{2} \times 314.1 \times 3.9 \times \frac{8.854187 \times 10^{-14}}{4.2 \times 10^{-7}} \times \frac{W}{L} \times V_{ov}^{2} \end{split}$$

## Code for Problem 3

```
1. ***----***
2. *** setting
3. ***----***
4. .lib "~/U18 HSPICE Model/mm180 reg18 v124.lib" tt
5. .TEMP 25
6. .op
7. ***----***
8. *** simulation ***
9. ***----***
10. .option post
12. .probe id_mos = I(MN)
13.
14. ***----***
15. ***
       parameters
16. ***-----***
17. .param wn = 5.4u
18. .param ln = 1.8u
19. .param ls = 0.48u
20. .global VDD GND
22. ***----***
23. ***
       power/input
24. ***-----***
25. Vsupply VDD GND 1.8v
26. V1 Vds GND 1.8V
27. V2 Vgs GND 1.8V
28. ***-----***
29. *** circuit
30. ***-----***
31. MN Vds Vgs GND GND n_18_mm w=wn l=ln AD = 'ls * wn' AS = 'ls * wn' PD = '2*ls + wn' PS = '2*ls + wn'
32.
33. ***----***
34. *** alter
35. ***-----***
36. .alter
37. .param wn = 0.54u
38. .param ln = 0.18u
```

40. .end

# Problem 3




Fig 1. W/L=0.54/0.18um IV Curve (with perimeter)




Fig 2. W/L=0.54/0.18um IV Curve (without perimeter)

subckt			subckt	
element	0:mn		element	0:mn
model	0:n 18 mm		model	0:n_18_mm
region	Saturation		region	Saturation
id	361.7723u		id	361.7723u
ibs	-1.545e-19		ibs	-1.467e-19
ibd	-199.4309a		ibd	-189.3199a
vgs	1.8000		vgs	1.8000
vds	1.8000		vds	1.8000
vbs	0.		vbs	0.
vth	433.1329m		vth	433.1329m
vdsat	539.0537m		vdsat	539.0537m
vod	1.3669		vod	1.3669
beta	830.4974u		beta	830.4974u
gam eff	507.4850m		gam eff	507.4850m
gm	307.1337u		gm	307.1337u
gds	26.3029u		gds	26.3029u
gmb	35.5766u		gmb	35.5766u
cdtot	716.4896a		cdtot	695.7982a
cgtot	896.6452a		cgtot	896.6452a
cstot	1.4503f		cstot	1.4173f
cbtot	1.4090f		cbtot	1.3554f
cgs	617.8211a		cgs	617.8211a
cgd	196.9849a		cgd	196.9849a

Fig 3. MOSFET Characteristics (left: without perimeter / right: with perimeter)




Fig 4. W/L=5.4/1.8um IV Curve (without perimeter)

#### **Channel length modulation:**

At high  $V_{ds}$ , the depletion region near the drain widens, causing the channel to "pinch off" near the drain. If we increase  $V_{ds}$  even further, the pinch off point moves closer to the source. This shortens the channel length, allowing more current to go through. In this case,  $I_D$  becomes dependent on  $V_{ds}$ , so we modify the original equation by introducing a  $(1+\lambda V_{ds})$  term.

$$I_{\rm D} = \frac{1}{2} k V_{\rm ov}^2 (1 + \lambda V_{ds})$$

( $\lambda$  is the channel length modulation parameter)

This should make the simulated current higher than my hand calculation, which ignored channel length modulation. However, as observed in problem 2, this is not the case. I think it might be that there are other second-order effects present, further complicating things.

#### **Velocity saturation:**

When the drift velocity of charge carriers (electrons or holes) in the transistor channel reaches a maximum limit, despite further increases in the applied electric field. This occurs because at high electric fields, the carrier velocity no longer increases linearly with the field but instead saturates due to scattering effects. In short-channel MOSFETs, velocity saturation becomes significant. The current in the transistor becomes less sensitive to the gate voltage because increasing the field further does not increase the carrier velocity significantly. Notice that even though W/L=5.4um/1.8um & W/L=0.54um/0.18um have the same  $\frac{W}{L}$  ratio,  $I_D$  increases more with  $V_{gs}$  when L = 1.8um.

#### What difference with specifying the area & perimeter make?

The current values in fig 1 & 2 look identical. It doesn't seem like adding area & perimeter to the simulation affected current. However, the parasitic capacitance was reduced after specifying the perimeter. This shows that parameters (area and perimeter) are essential for accurately modeling the parasitic capacitances and resistances in MOSFETs.