

Introduction to VLSI Design: Mid-Term Exam

Nov. 13, 2023, 15:30-18:00@ED220

Note: this is a closed-book exam allowing one-page A4 summary for reference. You may make assumption whenever necessary in answering the following questions.

A. [20%] True (T) or False (F) for the following 10 statements.

- T 1. Advanced technology nodes, such as 3nm and 2ns, FinFET and GAAFET transistors are preferred because of less leakage current for very large scale (e.g. >10B) integration.
- T 2. In current CMOS technology, transistors are current-controlled devices and can be easily integrated to achieve analog and digital chips for various applications.
- T 3. Voltage Transfer Curve (VTC) of any complementary logic gates can be tuned to cope with noise margins and enhance speed in combinational logic by changing driving capability in P and N networks respectively.
- F 4. Noise through coupling capacitors does have some impacts on speed but not change logic behaviors of both static and dynamic logic/circuit operations.
- F 5. Pseudo-NMOS logic family achieves better speed and power performance than other static logic families and hence is preferred for higher integration in digital systems.
- F 6. Complementary logic family becomes the mainstream in standard cell library because of better area, speed, and power efficiency, compared to other logic/circuit families.
- F 7. Logic effort (g) is an important parameter to estimate path delay of logic functions and is always equal to or greater than 1.
- T 8. Delay of any digital circuit can be modeled as a formulation of parasitic and output capacitive loads from both logic gates and interconnects.
- T 9. In standard CMOS processes, top metal layers are reserved for large-area routing such as power lines and clocking because of better conductivity than those of bottom metal layers.
- T 10. For digital circuit designs with complementary structure, if later input is connected to logic gate input which is close to gate output, better speed can be achieved.

B. [80%] Answer the following 4 questions:

- 1. [20%] Realize the following logic $f=AB+CD$ by taking into account the following requirements: (assume f is the output with H times of unit-size INV)
 - (a) Realize this logic function by one compound gate and one inverter, where you need to derive logic effort first and then estimate the delay model (D). [6%]
 - (b) Realize this logic function by 3 2-input NAND gates, where you need to derive logic effort

(a)



$$\bar{A} + \bar{B}C$$

$$\begin{array}{r} 112 \quad 112 \\ \hline 11 \quad 2 \\ 11 \quad 2 \end{array}$$

(b)



$$g = \frac{4}{3} = \frac{4}{3} \quad g = \frac{4}{3}$$


$$h = \frac{4}{4} = 1 \quad h = \frac{f}{4}$$

$$f = \frac{4}{3} \quad f = \frac{f}{3}$$

$$p = \frac{6}{3} = 2 \quad p = 2$$

$$D = \frac{4}{3} \times \frac{f}{3} + 2$$

(c)



$$g_n = \frac{8}{3}$$

$$g_d = \frac{8}{9}$$


$$g_{avg} = \frac{16}{9}$$

VS

$$\begin{array}{r} 4 \quad 4 \\ \hline 4 \quad 4 \quad g = \frac{6}{3} = 2 \\ 2 \quad 2 \\ 2 \quad 2 \end{array}$$

Yes, speed is improved #

3. (a)



#

P $\# = +$ $\underline{\underline{\#}} = \text{AND}$

N $\# = \text{AND}$ $\underline{\underline{\#}} = +$

$$(A + B + C) \cdot D$$
