
Chapter 14: Nonlinearity and Mismatch

- 14.1 Nonlinearity
- 14.2 Mismatch





(b)

 Nonlinear input/output characteristic can be approximated by a polynomial in the range of interest


$$y(t) = \alpha_1 x(t) + \alpha_2 x^2(t) + \alpha_3 x^3(t) + \cdots$$

• For small x, $y(t) \square \alpha 1x$, indicating that $\alpha 1$ is the small-signal gain in the vicinity of $x \square 0$





 Nonlinearity can be quantified by specifying maximum deviation of characteristic from an ideal one



- Normalize to maximum output swing Vout,max
- 1% nonlinearity for an input range of 1 V means

$$(\Delta V/V_{out,max} = 0.01)$$

- Nonlinearity can also be characterized by applying a sinusoid at input and measuring harmonic content of output
- If $x(t) = A\cos\omega t$, then $y(t) = \alpha_1 A\cos\omega t + \alpha_2 A^2\cos^2\omega t + \alpha_3\cos^3\omega t + \cdots$ $= \alpha_1 A\cos\omega t + \frac{\alpha_2 A^2}{2}[1+\cos(2\omega t)] + \frac{\alpha_3 A^3}{4}[3\cos\omega t + \cos(3\omega t)] + \cdots$ Mayintude of min marmonic grows roughly in
- Magnitude of *n*th narmonic grows roughly in proportion to *n*th power of input amplitude
- Quantified by summing the power of all harmonics except fundamental and normalizing to power of fundamental, metric called as "total harmonic distortion" (THD)
- · For a third-order nonlinearity,


$$THD = \frac{(\alpha_2 A^2/2)^2 + (\alpha_3 A^3/4)^2}{(\alpha_1 A + 3\alpha_3 A^3/4)^2}$$

Nonlinearity of Differential Circuits

- Differential circuits exhibit "odd-symmetric" characteristic
- Even-order terms $\alpha 2j$ in polynomial must be zero:

$$y(t) = \alpha_1 x(t) + \alpha_3 x^3(t) + \alpha_5 x^5(t) + \cdots$$

- $y(t) = \alpha_1 x(t) + \alpha_3 x^3(t) + \alpha_5 x^5(t) + \cdots$ Differential circuit griven by a gimerential signal produces no even harmonics
- Consider two amplifiers providing equal small-signal voltage gain of



Nonlinearity of Differential Circuits

 If an input Vmcosωt is applied to each circuit, for common-source stage,

$$I_{D0} = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{TH} + V_m \cos \omega t)^2$$

 $= I + \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{TH}) V_m \cos \omega t + \frac{1}{4} \mu_n C_{ox} \frac{W}{L} V_m^2 [1 + \cos(2\omega t)]$ Amplitude of second narmonic normalized to fundamental is

$$\frac{A_{HD2}}{A_F} = \frac{V_m}{4(V_{GS} - V_{TH})}$$


For the differential $\frac{A_{HD2}}{A_F} = \frac{V_m}{4(V_{GS} - V_{TH})}$ hown that

• If
$$I_{D1} - I_{D2} = g_m \left[V_m - \frac{3V_m^3}{32(V_{GS} - V_{TH})^2} \right] \cos \omega t - g_m \frac{V_m^3 \cos(3\omega t)}{32(V_{GS} - V_{TH})^2}$$
• $V_m \gg 3V_m^3 / \left[8(V_{GS} - V_{TH})^2 \right]$
• Differential pair ex $\frac{A_{HD3}}{A_F} \approx \frac{V_m^2}{32(V_{GS} - V_{TH})^2}$ distortion for

same gain and output swing, at the cost of higher power

Effect of Negative Feedback on Nonlinearity

- Expected that negative feedback would yield higher linearity for a closed-loop system
- Consider a "mildly nonlinear" system below



- Assume core amplifier nas an input/output characteristic
- Apply a sinusoidal input that output contains a $\sup_{t \in V_m} \frac{1}{\cos \omega t}$ postulating that output contains a $\sup_{t \in V_m} \frac{1}{\cos \omega t}$ second harmonic approximated as
- Through simple analysis, we can yet

$$a = (\alpha_1 - \alpha_2 \beta b)(V_m - \beta a)$$

$$b = -\alpha_1 \beta b + \frac{\alpha_2 (V_m - \beta a)^2}{2}$$

Effect of Negative Feedback on Nonlinearity

Small nonlinearity means $\alpha 2$ and b are small quantities, so that $a \approx \alpha_1(V_m - \beta a)$ and hence

$$a = \frac{\alpha_1}{1 + \beta \alpha_1} V_m$$

b can be found as

$$b = \frac{\alpha_2 V_m^2}{2} \frac{1}{(1 + \beta \alpha_1)^3}$$


 $b = \frac{\alpha_2 V_m^2}{2} \frac{1}{(1+\beta\alpha_1)^3}$ • Normalize amplitude of second information to that of fundamental

$$\frac{b}{a} = \frac{\alpha_2 V_m}{2} \frac{1}{\alpha_1} \frac{1}{(1 + \beta \alpha_1)^2}$$

- Without feedback, mis ratio would be
- Negative feedback reduces relative se $\frac{\alpha_2 V_m}{(2\alpha_1)}$ onic by a factor of and gain by

Effect of Negative Feedback on Nonlinearity

- Feedforward amplifier in a feedback system suffers from gain error
- For a feedforward gain A0 and feedback factor β , relative gain error is approximately $1/(\beta A0)$
- Possible to derive a relationship between gain error and maximum nonlinearity of overall feedback circuit



- In above fig., non..., Δy_2
- Chool Δy nigh open-loop amplifier gain so that guarantee $\Delta y_2 < \epsilon$


$$\Delta y_1 < \epsilon$$

Capacitor Nonlinearity

- For a linear capacitor, Q = CV while for a voltagedependent capacitor dQ = C dV
- Total charge on a capacitor sustaining a voltage V1 is

$$Q(V_1) = \int_1^{V_1} C \, dV.$$

- $Q(V_1) = \int_0^{V_1} C \, dV$. Charge depends on insury or voltage rather than instantaneous value
- Express each capacitor as $C = C_0(1 + \alpha_1 V + \alpha_2 V^2 + \cdots)$
- Consider noninverting ampinier perow



Vin0 and C2 a voltage of zero

Capacitor Nonlinearity

• Assuming $C_1 \approx MC_0(1 + \alpha_1 V)$ where \emph{M} is the nominal closed-loop gain, charge across $\emph{C1}$ is

$$Q_1 = \int_0^{V_{in0}} C_1 dV$$

$$= \int_0^{V_{in0}} MC_0 (1 + \alpha_1 V) dV$$

$$= MC_0 V_{in0} + MC_0 \frac{\alpha_1}{2} V^2.$$


• Similarly, if $C_2 \approx C_0(1+\alpha_1 V)$, some solution mode is

$$Q_2 = \int_0^{V_{out}} C_2 \, dV$$

• Equating Q1 and $Q = \frac{C_0 V_{out} + C_0 \frac{\alpha_1}{2} V_{out}^2}{2} V_{out}^2$,

- For $an(V_{out} = \frac{1}{\alpha_1} \left(-1 + \sqrt{1 + M\alpha_1^2 V_{in0}^2 + 2M\alpha_1 V_{in0}} \right)$
- Sec $\epsilon \ll 1$ erm represents nc $V_{out} \approx MV_{in0} + (1-M)\frac{M\alpha_1}{2}V_{in0}^2$ m capacitor voltage-dependence

- On-resistance of MOS switches varies with input and output levels
- NMOS switch in Fig. (a) exhibits rising resistance as Vin and Vout increase
- Complementary topology of Fig. (b) displays varying equivalent resistance as Vin and Vout go from 0 to VDD
- Ron reaches a peak here due to dependence of mobility on the vertical field in the channel



• We apply a large sinusoid to the input, $V_{in} = V_0 \cos \omega_0 t + V_0$ where $\emph{V0} = \emph{VDD/2}$ and seek harmonics at the

output $V_{in} \circ \stackrel{R_{on}}{\longrightarrow} V_{out}$

ullet First accume recietance ic linear and write output as


$$V_{out}(t) = \frac{V_0}{\sqrt{R_{on}^2 C_1^2 \omega_0^2 + 1}} \cos[\omega_0 t - \tan^{-1}(R_{on} C_1 \omega_0)] + V_0$$

- In practice, bandwidth must be large enough to negligibly attenuate the signal, i.e., $R_{on}C_1\omega_0\ll 1$ so that $V_{out}(t)\approx V_0\cos(\omega_0t-R_{on}C_1\omega_0)+V_0$
- Assume this expression holds for the nonlinear circuit if Ron is represented properly
- Phase shift from input to output varies as Vin and Vout vary, creating distortion

 For a periodic input, Ron also varies periodically and can be approximated by a Fourier series

$$R_{on}(t) = R_0 + R_1 \cos \omega_0 t + R_2 \cos(2\omega_0 t) + \cdots$$

 For a roughly symmetric behavior of Ron, the timedomain behavior below is observed where Ron varies at twice the input frequency



Thus,

$$V_{out}(t) \approx V_0 \cos[\omega_0 t - R_0 C_1 \omega_0 - R_1 C_1 \omega_0 \cos \omega_0 t - R_2 C_1 \omega_0 \cos(2\omega_0 t) - \cdots] + V_0.$$

For cosine terms with arguments much less than 1 rad,


$$\begin{split} V_{out}(t) &\approx V_0 \cos(\omega_0 t - R_0 C_1 \omega_0) + \\ & [R_1 C_1 \omega_0 \cos \omega_0 t + R_2 C_1 \omega_0 \cos(2\omega_0 t) + \cdots] V_0 \sin(\omega_0 t - R_0 C_1 \omega_0) + V_0 \end{split}$$

If only first two harmonics are retained, then

$$THD = \frac{R_1^2 + R_2^2}{4} C_1^2 \omega_0^2$$


 In a differential sampling switch, even-order harmonics are suppressed

- Principle behind linearization is to reduce dependence of circuit's gain on input level
- Make gain relatively independent of bias currents
- Simplest method is by means of a linear resistor



- For large \emph{gmRS} , th $G_m = \frac{g_m}{1 + g_m R_S}$ /RS, an inputindependent value

Differential pair can be degenerated as shown in Figs.
 (a) and (b)



- In Fig. (a), degeneration resistors consume neadroom of ISSRS/2
- Circuit of Fig. (b) does not have this issue but suffers from higher noise and offset voltage

- Degeneration resistor can be replaced by a MOSFET operating in deep triode region [Fig. (a)]
- For large input swings, M3 may not remain in deep triode
- Vb must track Vin,CM so that Ron is defined accurately
- Fig. (b) shows more a practical solution where M3 and M4 are in deep triode for Vin = 0
- As VG1 > VG2, M3 stays in triode since VD3 = VG3 VGS1

whereas VG4, VS4 fall M_1 M_2 M_3 M_4 $M_$


(a)

(b)

 MOSFET operating in triode region can provide a linear ID/VDS characteristic if VDS is held constant


$$I_D = (1/2)\mu C_{ox}(W/L)[2(V_{GS} - V_{TH})V_{DS} - V_{DS}^2]$$

 This technique employs amplifiers A1 and A2 with cascode devices M3 and M4 to force VX and VY to be equal to Vb for varying input levels




- gm1 = gm2 = is small since VDS must be low to $ell^{\mu_n C_{ox}}(W/L)V_{DS}$ main in triode region
- Vin,CM must be tightly controlled to track Vb to define ID1 and ID2


- Another approach to linearization: "post-correction"
- View the amplifier as a cascade of voltage-to-current (V/I) converter and a current-to-voltage (I/V) converter



• If the V/I converter can be described as and the I/V converter as linear function of Vin, for Vin, Vin,



 Possible to linearize differential pair further by adding local feedback



return a proportional current to the sources of *M1* and *M2*

- Assume circuit is symmetric and I1 = ... = I4
- Ignoring CLM and body-effect, ID1 = I3 and ID2 = I4
 regardless of the input signal

- Input transistors maintain a constant VGS as Vin = Vin1 – Vin2 varies
- Current through RS (Isig) must be provided only by M3 and M4, we have


$$V_{in} = V_{GS1} + I_{sig}R_S - V_{GS2}$$
$$= I_{sig}R_S$$

Output voltage of this topology can be found to be

$$V_{out} = \frac{2R_D}{R_S} V_{in}$$

- Large number of devices in signal path produce significant noise
- Dependence of rO upon VDS in short-channel devices introduces some nonlinearity

- Nominally-identical devices suffer from finite mismatch due to uncertainties in manufacturing process
- Gate dimensions of MOSFETs suffer from random, microscopic variations and introduce mismatches between two transistors identically laid out
- MOS devices exhibit VTH mismatches since VTH is a function of doping levels in the channel and gate which vary randomly




- Study of mismatch consists of two steps:
- Identify and formulate the mechanisms leading to mismatch between devices
- Analyze the effect of device mismatches upon the performance of circuits
- For a MOSFET in saturation,

$$I_D = (1/2)\mu C_{ox}(W/L)(V_{GS} - V_{TH})^2$$


- $I_D=(1/2)\mu C_{ox}(W/L)(V_{GS}-V_{TH})^2$ Mismatches between μ , Cox, W, L, and VIH result in mismatches between ID's (for a given VGS) or VGS's (for a given ID) of two nominally-identical transistors
- Intuitively, as W and L increase, their relative mismatches //W/W and //L/L, i.e., larger devices exhibit smaller mismatches

- All mismatches decrease as the area, WL increases
- As WL increases, random variations experience greater "averaging", falling in magnitude



- For the above case, <u>ULZ > ULI</u> because it the device is viewed as many smaller parallel transistors, each with width W0, equivalent length is
- Overall variati $\stackrel{L_{eq}}{\sim} \approx \frac{(L_1 + L_2 + \cdots + L_n)/n}{n}$

 μCox and VTH suffer from less mismatch if device area increases




- A large transistor can be decomposed into a series and parallel combination of small unit transistors with dimensions W0 and L0, each exhibiting (μCox)j and VTHj
- These experience greater averaging as number of unit transistors increases

$$\Delta V_{TH} = \frac{A_{VTH}}{\sqrt{WL}}$$

$$\Delta \left(\mu C_{OX} \frac{W}{L}\right) = \frac{A_K}{\sqrt{WL}},$$


AVTH and AK are proportionality factors

- Mismatches lead to three distinct phenomena:
- DC offsets
- Finite even-order distortion
- Lower common-mode rejection
 - DC Offsets:




- In different and perfect symmetry, *Vout* = 0 but with mismatches *Vout* // 0
- Circuit suffers from a "dc offset" equal to the observed value of Vout when Vin is set to zero

- More meaningful to specify input-referred offset voltage, defined as the input level that forces the output to go to zero
- Note that $|V_{OS,in}| = |V_{OS,out}|/A_v$
- If a differential pair is to amplify a small input voltage, output contains amplified replicas of both the signal and the offset



 In a cascage of girect-coupled amplifiers, the gc offset may experience so much gain that it drives the latter stage into nonlinear operation

DC offset also affects the precision with which signals can be measured




- If an amplifier is to determine whether the input signal is greater or less than a reference, VREF, then the input-referred offset imposes a lower bound on the minimum Vin – VREF that can detected reliably
- Input-referred offset voltage of a differential pair can be found as

• More accui
$$^{V_{OS,in}} = rac{V_{GS} - V_{TH}}{2} \left[rac{\Delta R_D}{R_D} + rac{\Delta (W/L)}{(W/L)}
ight] - \Delta V_{TH}$$


$$V_{OS,in}^2 = \left(\frac{V_{GS} - V_{TH}}{2}\right)^2 \left\{ \left(\frac{\Delta R_D}{R_D}\right)^2 + \left[\frac{\Delta (W/L)}{(W/L)}\right]^2 \right\} + \Delta V_{TH}^2$$

- Even-Order Distortion:
- Mismatches introduce finite even-order nonlinearity in differential circuits
- If the two signal paths in a differential circuit are represented by $y_1 \approx \alpha_1 x_1 + \alpha_2 x_1^2 + \alpha_3 x_1^3$ and $y_2 \approx \beta_1 x_2 + \beta_2 x_2^2 + \beta_3 x_2^3$ the differential output is given by $y_1 y_2 = (\alpha_1 x_1 \beta_2 x_2) + (\alpha_2 x_1^2 \beta_2 x_2^2) + (\alpha_3 x_1^3 \beta_3 x_2^3)$
- For $x_1 = -x_2$, this reduces to


$$y_1 - y_2 = (\alpha_1 + \beta_1)x_1 + (\alpha_2 - \beta_2)x_1^2 + (\alpha_3 + \beta_3)x_1^3$$



- If $x_1(t) = A\cos\omega t$, the second harmonic has an amplitude of $(\alpha_2 \beta_2)A^2/2$, i.e., proportional to the mismatch between second-order coefficients of the input/output characteristic
- At high frequencies, signals experience considerable phase shift, even-order distortion may arise from phase mismatch
- In circuits dissipating a high power, thermal gradients across the chip may create asymmetries




- Differential amplifier with an input-referred offset is followed by two series capacitors [Fig. (a)]
- As shown in Fig. (b), inputs are shorted together, driving amplifier output to Vout = AvVOS
- Assume VX and VY are shorted during this period as well
- AvVOS is stored across C1 and C2, zero differential input results in zero differential output
- After S1 and S2 turn off, there is zero offset voltage
- Proper CM voltage needed at input and output



- This technique "measures" the offset by setting the differential input to zero and stores the result on capacitors in series with the output
- Requires a dedicated offset-cancellation period during which actual input is disabled
- Called "output offset storage", this technique reduces overall mismatch if S3-S4 do not have charge injection mismatch
- Large Av may saturate output, hence Av of roughly 10 is used

- In application requiring high voltage gain, topology of Fig. (a) may be used
- Called "input offset storage", this incorporates two series capacitors at the input and places amplifier in unity-gain feedback loop during offset cancellation




From F....

$$V_{out} = \frac{A_v}{1+A_v} V_{OS}$$


VOS,in equal **VOS.** $\approx V_{OS}$. natch perfectly

 Offset cancellation can isolate signal path from offset storage capacitors by use of "auxiliary" amplifier




- Consider above J. J.,plifies the differential voltage V1 stored across C1 and C2 and subtracts the result from the output of A1
- If , then for Vin = 0, Vout = 0 and $cit V_{OS1}A_1 = V_1A_{aux}$ 1 offsets
- C1 and C2 do not appear in the signal path

- V1 is generated by adding a second stage, A2 and the output is sensed by Aaux during offset cancellation
- First only S1 and S2 are on, yielding $V_{out} = V_{OS1}A_1A_2$
- Next, assume S3 and S4 turn on , placing A2 and Aaux in a negative feedback loop
- Vout drops by a factor approximately equal to the loop \$\(\finat{V_{OS1}A_1A_2}/(A_2A_{aux}) = V_{OS1}A_1/A_{aux}\)
 Stored across \$C_7\$ and \$C_2\$, this value is indeed the
- Stored across C7 and C2, this value is indeed the required V1 because $(V_{OS1}A_1/A_{nux})A_{nx}=V_{OS1}A_1$



Reduction of Noise by Offset Cancellation

- Offset of a differential amplifier can be viewed as a noise component having a very low frequency
- Consider a differential amplifier to be used at the front end of a sampling system [Fig. (a)]
- Noise of A1 directly corrupts Vin, especially 1/f noise
- In Fig. (b), amplifier undergoes offset cancellation before every sampling operation
- If time elapsed from end of offset cancellation to end of sampling is \(\subseteq t \), noise frequencies below \(1/\subseteq t \) are suppressed



Alternative Definition of CMRR

- Consider a differential circuit sensing an input CM change, //Vin,CM
- If the differential output voltage changes by ∏Vout while the differential input voltage is zero, we can say that the output offset voltage of the circuit has changed by *∏Vout*
- In other words.

$$A_{CM-DM} = \frac{\Delta V_{OS,out}}{\Delta V_{CM,in}}$$

 $A_{CM-DM} = \frac{\Delta V_{OS,out}}{\Delta V_{CM,in}}.$ • Since $_{CMRR} = A_{DM}/A_{CM-DM}$, we have

$$\begin{array}{lcl} CMRR & = & \frac{A_{DM}}{\Delta V_{OS,out}} \\ & & \frac{\Delta V_{CM,in}}{\Delta V_{CM,in}} \\ & = & \frac{\Delta V_{CM,in}}{\Delta V_{OS,out}} \end{array}$$

Alternative Definition of CMRR

• Since $\Delta V_{OS,out}/A_{DM}$ is the input-referred offset voltage, we have

$$CMRR = \frac{\Delta V_{CM,in}}{\Delta V_{OS,in}}$$

- This result proves useful in analyzing behavior of circuits
- In circuit of Fig. (a), body effect is eliminated and VTH1,2 does not depend on Vin,CM
- M1, M2 in Fig. (b) experience body effect and thus have mismatch in VTH1 and VTH2, degrading its CMRR

