Cache Memory Simulator: Documentation and Analysis

Introduction

The Cache Memory Simulator is a web-based tool designed to emulate the behavior of a Block-Set Associative Cache with the Most Recently Used (MRU) replacement policy. This tool provides an interactive interface for users to configure cache parameters, run simulations, and analyze the results to better understand cache memory performance.

Features

- **Flexible Configuration**: Users can set block size, number of sets, cache size, and cycle times.
- **Simulation of Program Flow**: Users can input a sequence of memory accesses and observe cache behavior.
- Comprehensive Results: The simulator provides detailed metrics including cache hits, misses, miss penalty, average memory access time, and total memory access time.
- Cache Memory Snapshot: Visualize the state of the cache memory after simulation.
- **Export Results**: Save simulation results to a text file for further analysis or record-keeping.

User Interface

Form Inputs

- 1. **Block Size**: Defines the size of each block in the cache.
- 2. **Set Size**: Specifies the number of blocks per set in the cache.
- 3. **Main Memory Size**: Indicates the total size of the main memory, with units in either blocks or words.
- 4. Cache Memory Size: Defines the total size of the cache, with units in either blocks or words.
- 5. Cache Cycle Time: The time taken to access data from the cache, in nanoseconds.
- 6. **Memory Cycle Time**: The time taken to access data from the main memory, in nanoseconds.
- 7. **Program Flow**: A sequence of memory accesses to simulate, specified in either blocks or words.

Output Results

- 1. Cache Hits: Number of times the requested data was found in the cache.
- 2. Cache Misses: Number of times the requested data was not found in the cache.
- 3. **Miss Penalty**: The time penalty incurred for a cache miss.
- 4. **Average Memory Access Time**: The average time to access data from the cache or main memory.
- 5. **Total Memory Access Time**: The total time spent accessing memory during the simulation
- 6. Cache Snapshot: A textual representation of the cache state after simulation.
- 7. **Generated Text**: A formatted summary of the simulation results for download.

Simulation Logic

Cache Configuration

- 1. **Block Size and Set Size**: The block size determines the amount of data transferred per cache line, while the set size determines how many blocks can be stored in each set. The cache memory is divided into sets, and each set can hold a number of blocks equal to the set size.
- 2. **Conversion of Memory Sizes**: If the memory size or cache size is specified in words, it is converted to blocks based on the block size. This ensures that all calculations are consistent.

Cache Replacement Policy

1. **Most Recently Used (MRU)**: When a block needs to be replaced in the cache, the MRU policy evicts the block that was accessed most recently. This ensures that frequently accessed data remains in the cache for longer periods.

Simulation Steps

- 1. **Input Validation**: The program checks if the input values are valid and within the acceptable range. This includes verifying that the program flow does not exceed the main memory size and that the sizes are correctly divisible.
- 2. **Cache Operations**: For each memory access in the program flow:
 - The cache is checked for the requested block.
 - If a cache hit occurs, the block's timestamp is updated.
 - If a cache miss occurs, a replacement is performed according to the MRU policy.

3. Metrics Calculation:

• **Hit Rate**: The ratio of cache hits to the total number of accesses.

- **Miss Penalty**: Calculated as twice the cache cycle time plus the product of block size and memory cycle time.
- Average Access Time: Weighted average of cache access time and miss penalty.
- Total Access Time: Total time spent on cache hits and misses.

Error Handling

- 1. **Input Errors**: Errors in input values, such as invalid memory addresses or incompatible block sizes, are caught and displayed to the user.
- 2. **Simulation Errors**: Errors during the simulation, such as exceeding memory size or invalid program flow, are handled gracefully with appropriate error messages.

Simulation Testing

Test Case ID	Test Scenario	Test Input	Expected Result	Actual Result	Pass/Fail
101	Basic Functionality: Verify the simulator's ability to handle basic inputs and produce expected outputs.	Block Size: 4, Set Size: 2, Main Memory Size: 16 blocks, Cache Memory Size: 8 blocks, Cache Cycle Time: 1 ns, Memory Cycle Time: 10 ns, Program Flow: 0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 (in blocks)	Cache Hits: 8, Cache Misses: 8, Average Memory Access Time: 21.5 Calculated value based on hits and misses	Cache Hits: 8 Cache Misses: 8 Miss Penalty: 42 Average Memory Access Time: 21.5 Total Memory Access Time: 392	PASS
102	Large Memory Accesses: Test the simulator's performance and correctness with a large sequence of memory accesses.	Block Size: 4, Set Size: 4, Main Memory Size: 1024 blocks, Cache Memory Size: 64 blocks, Cache Cycle Time: 1 ns, Memory Cycle	Cache Hits: Calculated based on MRU policy, Cache Misses: Calculated based on MRU policy, Average Memory Access Time:	Cache Hits: 1 Cache Misses: 1024 Miss Penalty: 62 Average Memory Access Time: 61.94048780487 8046 Total Memory	PASS

		Time: 15 ns, Program Flow: 0 1 2 1023 (in blocks)	Calculated value, Cache Snapshot: State of cache after simulation	Access Time: 66564	
103	Repeated Access Pattern: Test the simulator's behavior with repeated access to the same memory blocks.	Block Size: 2, Set Size: 2, Main Memory Size: 16 blocks, Cache Memory Size: 4 blocks, Cache Cycle Time: 1 ns, Memory Cycle Time: 10 ns, Program Flow: 0 1 0 1 0 1 0 1 0 1 0 1 (in blocks)	Cache Hits: High hit rate expected, Cache Misses: Low miss rate expected, Average Memory Access Time: Calculated value, Cache Snapshot: State of cache after simulation	Cache Hits: 10 Cache Misses: 2 Miss Penalty: 22 Average Memory Access Time: 4.49999999999 909 Total Memory Access Time: 66	PASS
104	Edge Case - Minimum Configuration: Test the simulator with the minimum possible configuration.	Block Size: 1, Set Size: 1, Main Memory Size: 1 block, Cache Memory Size: 1 block, Cache Cycle Time: 1 ns, Memory Cycle Time: 10 ns, Program Flow: 0 (in blocks)	Cache Hits: 1, Cache Misses: 0, Average Memory Access Time: 1 ns, Cache Snapshot: State of cache after simulation	Cache Hits: 0 Cache Misses: 1 Miss Penalty: 12 Average Memory Access Time: 12 Total Memory Access Time: 12	PASS
105	Edge Case - Maximum Configuration: Test the simulator with a very large configuration.	Block Size: 1024, Set Size: 16, Main Memory Size: 65536 blocks, Cache Memory Size: 4096 blocks, Cache Cycle Time: 1 ns, Memory Cycle Time: 100 ns, Program Flow: Randomly	Cache Hits: Calculated based on MRU policy, Cache Misses: Calculated based on MRU policy, Average Memory Access Time: Calculated value, Cache Snapshot: State of cache after	Cache Hits: 0 Cache Misses: 1 Miss Penalty: 12 Average Memory Access Time: 12 Total Memory Access Time: 12	PASS

		generated large sequence (in blocks)	simulation		
106	Sequential Access Pattern: Test with a sequential access pattern that fully utilizes the cache.	Block Size: 4, Set Size: 2, Main Memory Size: 32 blocks, Cache Memory Size: 8 blocks, Cache Cycle Time: 2 ns, Memory Cycle Time: 20 ns, Program Flow: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 (in blocks)	Cache Hits: Low hit rate, Cache Misses: High miss rate, Average Memory Access Time: Calculated value, Cache Snapshot: State of cache after simulation	Cache Hits: 0 Cache Misses: 32 Miss Penalty: 84 Average Memory Access Time: 84 Total Memory Access Time: 2880	PASS
107	Mixed Access Pattern: Test with a mix of sequential and random access patterns.	Block Size: 2, Set Size: 4, Main Memory Size: 64 blocks, Cache Memory Size: 16 blocks, Cache Cycle Time: 1 ns, Memory Cycle Time: 10 ns, Program Flow: 0 4 8 12 16 20 24 28 1 5 9 13 17 21 25 29 2 6 10 14 18 22 26 30 (in blocks)	Cache Hits: Calculated based on access pattern, Cache Misses: Calculated based on access pattern, Average Memory Access Time: Calculated value, Cache Snapshot: State of cache after simulation	Cache Hits: 0 Cache Misses: 24 Miss Penalty: 22 Average Memory Access Time: 22 Total Memory Access Time: 552	PASS
108	Cache Saturation: Test the simulator's behavior when the cache is fully utilized and requires replacements	Block Size: 4, Set Size: 2, Main Memory Size: 32 blocks, Cache Memory Size: 4 blocks, Cache Cycle Time: 1 ns,	Cache Hits: Calculated based on MRU policy, Cache Misses: Calculated based on MRU policy, Average	Cache Hits: 2 Cache Misses: 14 Miss Penalty: 42 Average Memory Access Time: 36.875 Total Memory Access Time:	PASS

	frequently.	Memory Cycle Time: 10 ns, Program Flow: 0 4 8 12 16 20 24 28 0 4 8 12 16 20 24 28 (in blocks)	Memory Access Time: Calculated value, Cache Snapshot: State of cache after simulation	638	
109	Random Access Pattern: Verify the simulator's behavior with a completely random sequence of memory accesses.	Block Size: 4, Set Size: 4, Main Memory Size: 64 blocks, Cache Memory Size: 16 blocks, Cache Cycle Time: 1 ns, Memory Cycle Time: 20 ns, Program Flow: 3 14 27 11 4 7 18 2 19 29 5 12 21 3 22 6 (in blocks)	Cache Hits: Calculated based on MRU policy, Cache Misses: Calculated based on MRU policy, Average Memory Access Time: Calculated value, Cache Snapshot: State of cache after simulation	Cache Hits: 1 Cache Misses: 16 Miss Penalty: 82 Average Memory Access Time: 77.23529411764 706 Total Memory Access Time: 1364	PASS
110	High Miss Penalty: Test the impact of a high miss penalty on the overall performance of the simulator.	Block Size: 2, Set Size: 4, Main Memory Size: 32 blocks, Cache Memory Size: 8 blocks, Cache Cycle Time: 1 ns, Memory Cycle Time: 50 ns, Program Flow: 0 4 8 12 0 4 8 12 0 4 8 12 (in blocks)	Cache Hits: Calculated based on access pattern, Cache Misses: Calculated based on access pattern, Average Memory Access Time: Calculated value, Cache Snapshot: State of cache after simulation	Cache Hits: 8 Cache Misses: 4 Miss Penalty: 102 Average Memory Access Time: 34.6666666666666666667 Total Memory Access Time: 428	PASS
111	Low Cache Size: Test the simulator's behavior with a cache size that is smaller than typical use cases.	Block Size: 4, Set Size: 1, Main Memory Size: 32 blocks, Cache Memory Size: 2 blocks, Cache Cycle Time: 1 ns,	Cache Hits: Low hit rate expected, Cache Misses: High miss rate expected, Average Memory Access	Cache Hits: 0 Cache Misses: 16 Miss Penalty: 82 Average Memory Access Time: 82 Total Memory Access Time:	PASS

		Memory Cycle Time: 20 ns, Program Flow: 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 (in blocks)	Time: Calculated value, Cache Snapshot: State of cache after simulation	1360	
112	Changing Block Size: Test the impact of different block sizes on cache performance.	Block Size: 8, Set Size: 4, Main Memory Size: 64 blocks, Cache Memory Size: 16 blocks, Cache Cycle Time: 1 ns, Memory Cycle Time: 20 ns, Program Flow: 0 8 16 24 32 40 48 56 0 8 16 24 32 40 48 56 (in blocks)	Cache Hits: Calculated based on access pattern, Cache Misses: Calculated based on access pattern, Average Memory Access Time: Calculated value, Cache Snapshot: State of cache after simulation	Cache Hits: 4 Cache Misses: 12 Miss Penalty: 162 Average Memory Access Time: 121.75 Total Memory Access Time: 2060	PASS
113	Reset Button functionality	Click reset buttton	Values in input boxes are removed	Values in input boxes are removed	PASS
114	Download Result Button Functionality	Click download button	Given output must be downloaded and loaded into a text file	Given output must be downloaded and loaded into a text file	PASS
115	Submit Button Functionality	Click submit button	Calculated output must be loaded in	Calculated output must be loaded in	PASS

Analysis

Performance Metrics


- Cache Hits and Misses: Understanding the ratio of cache hits to misses provides insight into the effectiveness of the cache configuration. A higher hit rate indicates better cache performance.
- **Miss Penalty**: A higher miss penalty can significantly impact the overall performance, especially if the memory cycle time is high.
- Average Memory Access Time: This metric combines the effects of both cache hits and misses, giving a comprehensive view of memory access performance.


Visualization


• Cache Snapshot: Provides a clear view of the cache state, helping users understand which blocks are currently stored and how they are organized.

Usability

The user interface is designed to be intuitive, with clearly labeled inputs and outputs. The form-based input system allows users to easily configure parameters and run simulations. The results are presented in a user-friendly format, making it easy to analyze and interpret the simulation outcomes.









Cache Memory Simulator (Block-Set Associative MRU) Input Results Block Size: Cache Hits: Set Size: Cache Misses: Main Memory Size: Miss Penalty: 256 Blocks Cache Memory Size: Average Memory Access Time: Blocks Cache Cycle Time (in ns): Total Memory Access Time: Memory Cycle Time (in ns): Cache Snapshot: (Set 0, Block 0) <= Block: Empty (Set 0, Block 1) <= Block: Empty (Set 1, Block 0) <= Block: 1 (Set 1, Block 1) <= Block: 7 10 Program Flow (space separated numbers e.g. "1 7 5 ... "): Blocks Reset **Download Result** Submit Generated Text: Time: 46


Cache Memory Snapshot: (Set 0, Block 0) <= Block: Empty (Set 0, Block 1) <= Block:




Cache Memory Simulator (Block-Set Associative MRU) Results Input Block Size: Cache Hits: Set Size: Cache Misses: Main Memory Size: Miss Penalty: Blocks 22 Cache Memory Size: Average Memory Access Time: Blocks Cache Cycle Time (in ns): Total Memory Access Time: Memory Cycle Time (in ns): Cache Snapshot: (Set 0, Block 0) <= Block: 0 (Set 0, Block 1) <= Block: Empty (Set 1, Block 0) <= Block: 1 (Set 1, Block 1) <= Block: 5 Program Flow (space separated numbers e.g. "1 7 5 ... "): 1750 **Download Result** Submit **Generated Text:** Total Memory Access Time: 94 Cache Memory Snapshot: (Set 0, Block 0) <= Block: 0 (Set 0, Block 1) <= Block:




Cache Memory Simulator (Block-Set Associative MRU)



Cache Memory Simulator (Block-Set Associative MRU) Results Input Block Size: Cache Hits: Set Size: Cache Misses: Main Memory Size: Miss Penalty: Blocks 256 22 Cache Memory Size: Average Memory Access Time: Blocks Cache Cycle Time (in ns): **Total Memory Access Time:** Memory Cycle Time (in ns): Cache Snapshot: (Set 0, Block 0) <= Block: 0 (Set 0, Block 1) <= Block: 2 (Set 1, Block 0) <= Block: 1 (Set 1, Block 1) <= Block: 5 Program Flow (space separated numbers e.g. "1 7 5 ... "): 1750215 Blocks Reset **Download Result** Submit Generated Text: Time: 16 _ Total Memory Access Time: 119 Cache Memory Snapshot: (Set 0, Block 0) <= Block: 0



Cache Memory Simulator (Block-Set Associative MRU) Results Input Block Size: Cache Hits: Set Size: Cache Misses: Main Memory Size: Miss Penalty: 256 Blocks Cache Memory Size: Average Memory Access Time: 15.000000000000000 Cache Cycle Time (in ns): **Total Memory Access Time:** Memory Cycle Time (in ns): Cache Snapshot: (Set 0, Block 0) <= Block: 0 (Set 0, Block 1) <= Block: 6 (Set 1, Block 0) <= Block: 1 (Set 1, Block 1) <= Block: 5 Program Flow (space separated numbers e.g. "1 7 5 ... "): 175021565 Blocks **Download Result Generated Text:** 15.0000000000000002 Total Memory Access



Conclusion

The Cache Memory Simulator provides a robust tool for understanding and analyzing cache memory behavior. By allowing users to configure various parameters and visualize simulation results, it offers valuable insights into cache performance and memory access patterns.