


# APB PROTOCOL

Name: Mark Amgad

# Content


- AMBA Bus Architecture.
- APB Interface Diagram.
- Operation Of APB.
- BIN Description.
- Verilog Design Code , Test bench and Do file.
- Questa Sim Wave Form Simulation.
- XILINX Vivado Elaborated Design Schematic.
- XILINX Vivado Synthesized Design Schematic.
- Report Timing Summary.
- Tools.
- Sources.

# AMBA ARCHITECTURE



# Operation of APB

- IDLE
- SETUP
- ACCESS



# PIN Description

SIGNAL	SOURCE	Description	WIDTH(Bit)
Transfer	System Bus	APB enable signal. If high APB is activated else APB is disabled	1
PCLK	Clock Source	All APB functionality occurs at rising edge.	1
PRESETn	System Bus	An active low signal.	1
PADDR	APB bridge	The APB address bus can be up to 32 bits.	32
PSEL	APB bridge	There is a PSEL for each slave. It's an active high signal.	1
PENABLE	APB bridge	It indicates the 2 <sup>nd</sup> cycle of a data transfer. It's an active high signal.	1
PWRITE	APB bridge	Indicates the data transfer direction. PWRITE=1 indicates APB write access(Master to slave) PWRITE=0 indicates APB read access(Slave to master)	1
PREADY	Slave Interface	This is an input from Slave. It is used to enter access state.	1
PRDATA	Slave Interface	Read Data. The selected slave drives this bus during read operation	32
PWDATA	Slave Interface	Write data. This bus is driven by the peripheral bus bridge unit during write cycles when PWRITE is high.	32

# Verilog Design Code

```
D:\APB\APB_Master.v - Sublime Text (UNREGISTERED)
APB_Master.v  x  APB_SLAVE.v  x  APB_WRAPPER.v  x  APB_01.v  x  RUN_APE.do  x  Constraints_ba053.wdc  x

1  module APB_Master(
2      input  PCLK,                //Clock. The rising edge of PCLK times all transfers on the APB.
3      input  PSETh,               //Reset. The APB reset signal is active LOW.
4      input  TRANSFER,            //APB enable signal. If high APB is activated else APB is disabled.
5      input [31:0] PDATA,         //Read Data from slave. The selected slave drives this bus during read cycles when PWRITE is LOW.
6      input  PREADY,              //Ready. The slave uses this signal to extend an APB transfer.
7      input [31:0] address,       // Address for the APB transaction.
8      input [31:0] write_data,    // Data to be written (for write operations)
9      input  write_en,            // Write enable (1 for write, 0 for read)
10
11     output reg PSELs,            //Select. The APB bridge unit generates this signal to each peripheral bus slave. It indicates that the slave device is selected and that a data transfer is required.
12     output reg PENABLE,          //Enable. This signal indicates the second and subsequent cycles of an APB transfer.
13     output reg PWRITE,           //Direction. This signal indicates an APB write access when HIGH and an APB read access when LOW.
14     output reg [31:0] PADDR,     //Address. This is the APB address bus. It is driven by the peripheral bus bridge unit.
15     output reg [31:0] PWDATA,    //Write data. This bus is driven by the peripheral bus bridge unit during write cycles when PWRITE is HIGH.
16     output reg [31:0] read_data
17 )
18
19     localparam IDLE = 0;
20     localparam SETUP = 1;
21     localparam ACCESS = 2;
22
23     reg [1:0] state , next_state;
24
25     // STATE
26     always @(posedge PCLK or negedge PSETh) begin
27         if (!PSETh) begin
28             state <= IDLE; // Reset to IDLE state
29         end else begin
30             state <= next_state; // Move to the next state
31         end
32     end
33
34     // NEXT STATE
35     always @(*) begin
36         case (state)
37             IDLE: begin
38                 if (TRANSFER) begin
39                     next_state = SETUP; // Move to SETUP on transfer signal
40                 end else begin
41                     next_state = IDLE; // Remain in IDLE
42                 end
43             end
44             SETUP: begin
45                 next_state = ACCESS; // Go to ACCESS after setup
46             end
47             ACCESS: begin
48                 if (PREADY) begin
49                     next_state = IDLE; // Return to IDLE after successful transfer
50                 end else begin
51                     next_state = ACCESS; // Remain in ACCESS until PREADY
52                 end
53             end
54         end
55     end
```

# Verilog Design Code

```
49         ACCESS: begin
50             if (PREADY) begin
51                 next_state = IDLE; // Return to IDLE after successful transfer
52             end else begin
53                 next_state = ACCESS; // Remain in ACCESS until PREADY
54             end
55         end
56
57         default: next_state = IDLE; // Default state is IDLE
58     endcase
59 end
60
61 // OUTPUT
62 always @(posedge PCLK or negedge PSETEn) begin
63     if (!PSETEn) begin
64         PADR <= 32'b0;
65         PSELx <= 1'b0;
66         PENABLE <= 1'b0;
67         PWRITE <= 1'b0;
68         PWDATA <= 32'b0;
69         read_data <= 32'b0;
70     end else begin
71         case (state)
72             IDLE: begin
73                 PSELx <= 1'b0;
74                 PENABLE <= 1'b0;
75             end
76
77             SETUP: begin
78                 PADR <= address; // Set the address bus
79                 PWRITE <= write_en; // Set write direction based on write_en
80                 PSELx <= 1'b1; // Select the slave
81                 PWDATA <= write_data; // Set the write data
82                 PENABLE <= 1'b0; // PENABLE is low in the setup phase
83             end
84
85             ACCESS: begin
86                 PENABLE <= 1'b1; // Enable data transfer in the access phase
87                 if (!write_en && PREADY) begin
88                     read_data <= PRDATA; // Capture the read data during read operation
89                 end
90             end
91         endcase
92     end
93 end
94
95 endmodule
```

# Verilog Design Code

```
D:\APB\APB_SLAVE.v - Sublime Text (UNREGISTERED)
APB_SLAVE.v
APB_WRAPPER.v
APB_SLAVE.v
1  module APB_Slave (
2      input PCLK,
3      input PRESETn,
4      input PSELx,
5      input PENABLE,
6      input PWRITE,
7      input [31:0] PADDR,
8      input [31:0] PWDATA,
9      output reg PREADY,
10     output reg [31:0] PRDATA
11 );
12
13     reg [31:0] memory [0:7];
14
15     always @(posedge PCLK or negedge PRESETn) begin
16         if (!PRESETn) begin
17             PRDATA <= 32'b0;
18             PREADY <= 1'b0;
19         end
20         else begin
21             if (PSELx == PENABLE) begin
22                 if (PWRITE) begin
23                     memory[PADDR[2:0]] <= PWDATA;
24                     PREADY <= 1'b1;
25                 end
26                 else begin
27                     PRDATA <= memory[PADDR[2:0]];
28                     PREADY <= 1'b1;
29                 end
30             end
31             else begin
32                 PREADY <= 1'b0;
33             end
34         end
35     end
36 endmodule
37
```



# Verilog Design Code

```
D:\APB\APB_WRAPPER.v - Sublime Text (UNREGISTERED)
APB_SLAVE.v  APB_WRAPPER.v  APB_th.v

1  module APB_WRAPPER(
2      input PCLK,           // Clock source
3      input PRESETn,        // Active LOW Reset
4      input TRANSFER,       // Signal to start the transfer (Handshake)
5      input [31:0] address, // Address for the APB transaction
6      input [31:0] write_data, // Data to be written (for write operations)
7      input write_en,       // Write enable (1 for write, 0 for read)
8
9      output [31:0] read_data // Read data from the slave
10 );
11
12 wire PSELx;
13 wire PENABLE;
14 wire PWRITE;
15 wire [31:0] PADDR;
16 wire [31:0] PWDATA;
17 wire [31:0] PRDATA;
18 wire PREADY;
19
20 APB_Master MASTER (
21     .PCLK(PCLK),
22     .PRESETn(PRESETn),
23     .PREADY(PREADY),
24     .PWDATA(PWDATA),
25     .TRANSFER(TRANSFER),
26     .address(address),
27     .write_data(write_data),
28     .write_en(write_en),
29     .PADDR(PADDR),
30     .PSELx(PSELx),
31     .PENABLE(PENABLE),
32     .PWRITE(PWRITE),
33     .PRDATA(PRDATA),
34     .read_data(read_data)
35 );
36
37 APB_Slave SLAVE (
38     .PCLK(PCLK),
39     .PRESETn(PRESETn),
40     .PSELx(PSELx),
41     .PENABLE(PENABLE),
42     .PREADY(PREADY),
43     .PWRITE(PWRITE),
44     .PADDR(PADDR),
45     .PWDATA(PWDATA),
46     .PRDATA(PRDATA)
47 );
48
49 endmodule
```

# Test bench


```
D:\APB\APB_tbv - Sublime Text (UNREGISTERED)
APB_SLAVE.v  APB_WRAPPER.v  APB_tbv  RUN_APB_...

1  module APB_tb;
2
3      reg CLK;
4      reg PRESETn;
5      reg TRANSFER;
6      reg [31:0] address;
7      reg [31:0] write_data;
8      reg write_en;
9      wire [31:0] read_data;
10
11      // Instantiate APB wrapper
12      APB_WRAPPER wrapper (
13          .CLK(CLK),
14          .PRESETn(PRESETn),
15          .TRANSFER(TRANSFER),
16          .address(address),
17          .write_data(write_data),
18          .write_en(write_en),
19          .read_data(read_data)
20      );
21
22      // Clock generation
23      initial begin
24          CLK = 0;
25          forever
26              #5 CLK = ~CLK;
27      end;
28
29      initial begin
30          PRESETn = 0;
31          TRANSFER = 0;
32          address = 32'h0;
33          write_data = 32'h0;
34          write_en = 0;
35
36          // Apply reset
37          @(negedge CLK);
38          PRESETn = 1;
39          @(negedge CLK);
40
41          // Test Write Operation (write to address 4)
42          address = 32'h4;
43          write_data = 32'hABCD; // Data to write
44          write_en = 1;
45          TRANSFER = 1; // Start transfer (setup phase)
46          @(negedge CLK);
47          // Remain in transfer for the access phase
48          @(negedge CLK); // Allow one more clock for access
49          TRANSFER = 0; // End transfer
50          @(negedge CLK);
51
52          // Wait for a few clock cycles to ensure the write completes
53          repeat(7) @(negedge CLK);
54
55          // Test Read Operation (read from address 4)
56          address = 32'h4; // Same address
57          write_en = 0;
```

# Test bench

```
40
41 // Test Write Operation (write to address 4)
42 address = 32'h4;
43 write_data = 32'hABCD; // Data to write
44 write_en = 1;
45 TRANSFER = 1; // Start transfer (setup phase)
46 @(negedge PCLK);
47 // Remain in transfer for the access phase
48 @(negedge PCLK); // Allow one more clock for access
49 TRANSFER = 0; // End transfer
50 @(negedge PCLK);
51
52 // Wait for a few clock cycles to ensure the write completes
53 repeat(2) @(negedge PCLK);
54
55 // Test Read Operation (read from address 4)
56 address = 32'h4; // Same address
57 write_en = 0;
58 TRANSFER = 1; // Start transfer (setup phase)
59 @(negedge PCLK);
60 // Remain in transfer for the access phase
61 @(negedge PCLK); // Allow one more clock for access
62 TRANSFER = 0; // End transfer
63 @(negedge PCLK);
64
65 // Wait for a few clock cycles for read completion
66 @(negedge PCLK);
67 @(negedge PCLK);
68
69 // Display the read data value
70 $display("Read Data: %h", read_data); // Should be 32'hABCD
71
72 $stop;
73 end
74
75 endmodule
76
```



# Do file




```
D:\APB\RUN_APB.do - Sublime Text (UNREGISTERED)
APB_Master.v
APB_SLAVE.v
APB_WRAPPER.v

1 vlib work
2 vlog APB_Master.v APB_SLAVE.v APB_WRAPPER.v APB_tb.v
3 vsim -voptargs=+acc work.APB_tb
4 add wave *
5 run -all
6 #quit -sim
```


# Wave Form



# ELABORATED DESIGN



# SYNTHESIZED DESIGN



# REPORT TIMING SUMMARY

## ◀ Design Timing Summary ▶

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 6.921 ns	Worst Hold Slack (WHS): 0.144 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 682	Total Number of Endpoints: 682	Total Number of Endpoints: 363

All user specified timing constraints are met.



# Tools

---

- Sublime
- Questa Sim
- Xilinx Vivado

# Sources

- AMBA® APBProtocol:

[https://www.eecs.umich.edu/courses/eecs373/readings/IHl0024C\\_amba\\_apb\\_protocol\\_spec.pdf](https://www.eecs.umich.edu/courses/eecs373/readings/IHl0024C_amba_apb_protocol_spec.pdf)

<https://documentation-service.arm.com/static/60d5b505677cf7536a55c245?token=>