Synchronous FIFO(First-In-First-Out) Memory in System Verilog

Mark Amgad Saleh

Content

- 1. Design module with Assertions
- 2. Verification Plan
- 3. Top & Interface modules
- 4. Packges
- 5. Monitor & testbench modules
- 6. Source Files List & Do_File
- 7. Questa_Sim Snippets & Reports

Design module with Assertions:

```
module FIFO(FIFO_interface.DUT fifo_if);
    logic [fifo_if.FIFO_WIDTH-1:0] data_in;
    logic clk, rst_n, wr_en, rd_en;
    logic [fifo_if.FIFO_WIDTH-1:0] data_out;
    logic wr_ack, overflow, full, empty, almostfull, almostempty, underflow;
    assign clk
                       = fifo_if.clk;
                       = fifo_if.rst_n;
    assign rst_n
                       = fifo_if.wr_en;
    assign wr_en
    assign rd_en
                       = fifo_if.rd_en;
                       = fifo_if.data_in;
    assign data_in
                       = fifo_if.data_out;
= fifo_if.wr_ack;
    assign data_out
    assign wr_ack
    assign overflow
                       = fifo_if.overflow;
                       = fifo if.full;
    assign full
                       = fifo if.empty;
    assign empty
    assign almostfull = fifo if.almostfull;
    assign almostempty = fifo_if.almostempty;
    assign underflow = fifo_if.underflow;
    reg [fifo if.FIFO WIDTH-1
                                 :0] mem [fifo_if.FIFO_DEPTH-1:0];
    reg [fifo_if.max_fifo_addr-1 :0] wr_ptr, rd_ptr;
    reg [fifo_if.max_fifo_addr :0] count;
    always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin /////write operation///////
        if (!fifo_if.rst_n) begin
            wr ptr
            fifo_if.wr_ack
                            <= 0;
            fifo_if.overflow <= 0;
        else if (fifo_if.wr_en && count < fifo_if.FIFO_DEPTH) begin
                             <= fifo if.data in;
            mem[wr_ptr]
            fifo_if.wr_ack
                             <= wr_ptr + 1;
            wr ptr
            fifo if.overflow <= 0;
        end
        else begin
            fifo_if.wr_ack <= 0;</pre>
            if (fifo_if.wr_en && fifo_if.full)
                fifo_if.overflow <= 1;</pre>
                fifo if.overflow <= 0;
    end
    always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin //////read operation//////
        if (!fifo_if.rst_n) begin
            rd_ptr
            fifo_if.underflow <= 0;</pre>
            //fifo_if.data_out <= 0;
```

```
always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin /////read operation//////
    if (!fifo_if.rst_n) begin
        rd ptr
        fifo_if.underflow <= 0;</pre>
        //fifo_if.data_out <= 0;
    else if (fifo_if.rd_en && count != 0) begin
        fifo_if.data_out <= mem[rd_ptr];</pre>
        rd ptr
                          <= rd_ptr + 1;
        fifo if.underflow <= 0;</pre>
    end
    else begin
        if (fifo_if.rd_en && fifo_if.empty)
            fifo if.underflow <= 1;</pre>
            fifo_if.underflow <= 0;</pre>
    end
always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin
    if (!fifo_if.rst_n) begin
        count <= 0;
    else begin
                ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b10) && !fifo_if.full)
                count <= count + 1;
        else if ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b01) && !fifo_if.empty)
                count <= count - 1;</pre>
        else if ({fifo_if.wr_en, fifo_if.rd_en} == 2'b11) begin
            if (fifo_if.full)
                count <= count - 1;</pre>
            else if (fifo_if.empty)
                count <= count + 1;</pre>
            //else
                //count <= count;</pre>
        end
                         = (count == fifo_if.FIFO_DEPTH) ? 1 : 0;
assign fifo_if.full
assign fifo_if.empty
                         = (count == 0)
assign fifo_if.almostfull = (count == fifo_if.FIFO_DEPTH-1) ? 1 : 0;
assign fifo_if.almostempty = (count == 1)
`ifdef SIM
```

```
**Jissertions and cover of sequential angues**

**Jissertion angues**

**Jissertio
```

```
//more assertions
// if almostfull is HIGH and wm_en only is HIGH then the next cycle full will be HIGH
almostfull in HIGH and wm_en only is HIGH then the next cycle full will be HIGH
almostfull in Lind in
```

Verification Plan:

Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
FIFO_1	Empty should not be HIGH if write enable is HIGH	Randomizati on on wr_en under constraint that write occurs more than read	Included as cross cover for wr_en and empty	Output checked with assertion
FIFO_2	Full should not be HIGH if read enable is HIGH	Randomizati on on rd_en under constraint that write occurs more than read	Included as cross cover for rd_en and full	Output checked with assertion
FIFO_3	Overflow should not be HIGH if write enable is LOW	Randomizati on on wr_en under constraint that write occurs more than read	Included as cross cover for wr_en and overflow	Output checked with assertion
FIFO_4	Underflow should not be HIGH if read enable is LOW	Randomizati on on rd_en under constraint that write occurs more than read	Included as cross cover for rd_en and underflow	Output checked with assertion
FIFO_5	Write ack should not be HIGH if write enable is LOW	Randomizati on on wr_en under constraint that write occurs more than read	Included as cross cover for wr_en and wr_ack	Output checked with assertion
	In case of both read enable and write enable are HIGH and the FIFO is full, then only read	Randomizati on on wr_en and rd_en under constraint that write occurs more	Included as cross cover for wr_en and rd_en and all the	Output checked with
FIFO_6	occurs	than read	output flags	assertion

Top & Interface modules:

```
module FIFO_top();
   bit clk;
    //clock generation
    initial begin
       clk = 0;
       forever
          #5 clk = ~clk;
   FIFO_interface fifo_if (clk);
                 dut (fifo_if);
   FIF0
   FIFO tb
                  tb
                         (fifo_if);
   FIFO_monitor mon (fifo_if);
endmodule
```

```
interface FIFO_interface (clk);
    parameter FIFO_WIDTH = 16;
parameter FIFO_DEPTH = 8;
    parameter max_fifo_addr = $clog2(FIFO_DEPTH);
    logic [FIFO WIDTH-1:0] data in;
    logic rst_n, wr_en, rd_en;
    logic [FIFO_WIDTH-1:0] data_out;
    logic wr_ack, overflow;
    logic full, empty, almostfull, almostempty, underflow;
    // DUT modport
    modport DUT(
        input clk, data_in, rst_n, wr_en, rd_en,
        output data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow
    modport TEST(
        output data_in, rst_n, wr_en, rd_en,
        input clk, data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow
    modport MONITOR(
        input data_in, rst_n, wr_en, rd_en, clk,
        input data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow
endinterface
```

Packages:

```
package FIFO_transaction, pkg;

class FIFO_transaction, pkg;
class FIFO_transaction, pkg;
class FIFO_DEPTH = 16;
parameter FIFO_MDTH = 16;
parameter FIFO_MDTH = 18;
Logic clk;
rand Logic (FIFO_MDTH=1:0) data_in;
rand Logic (rst_n);
rand Logic (rst_n);
rand Logic (rst_n);
logic w_en;
rand Logic rd_en;
Logic (FIFO_MDTH=1:0) data_out;
Logic w_enck, overflow, full, empty, almostfull, almostempty, underflow;

//Inside of this class add the FIFO inputs and outputs as class variables of the class as well as adding 2 integers (RD_EN_ON_DIST & WR_EN_ON_DIST)
int RD_EN_ON_DIST, WR_EN_ON_DIST;

//Add a constructor that takes 2 inputs and override the values of RD_EN_ON_DIST and WR_EN_ON_DIST, let the default of RD_EN_ON_DIST be 30 and WR_EN_ON_DIST be 70 function new(int RD_EN_ON_DIST = 30 ,int WR_EN_ON_DIST = 70);
    this.RD_EN_ON_DIST = RD_EN_ON_DIST;
    this.RD_EN_ON_DIST = RD_EN_ON_DIST;
    this.RD_EN_ON_DIST = RD_EN_ON_DIST;
    endfunction

//Assert reset less often
constraint reset_c (rest_n dist {1:98 , 0:/2};}

// Constraint the write enable to be high with distribution of the value WR_EN_ON_DIST & to be low with 100-WR_EN_ON_DIST
constraint reger_c { rd_en dist {1 := Wa_EN_ON_DIST, 0 := 100-WR_EN_ON_DIST); }

// Constraint the read enable the same as write enable busing RD_EN_ON_DIST
constraint rd_en_c { rd_en dist {1 := Wa_EN_ON_DIST, 0 := 100-WR_EN_ON_DIST); }

endclass
endpackage
```

```
/*Create a void function inside it named sample_data that takes one input named F_txn.
This input is an object of class FIFO_transaction. This function will do the following
1. Assign F_txn to F_cvg_txn
2. Trigger the sampling of the covergroup using the .sample method*/
function new();
    // Create an instance of the covergroup
    read_write_cg = new();
endfunction

function void sample_data(FIFO_transaction F_txn);
    F_cvg_txn = F_txn;
    read_write_cg.sample();
endfunction

endclass
endpackage
```

```
package FIFO_scoreboard_pkg;
    import FIFO_transaction_pkg::*;
import shared_pkg::*;
    class FIFO_scoreboard;
         parameter FIFO WIDTH = 16;
         parameter FIFO_DEPTH = 8;
         logic [FIFO_WIDTH-1:0] data_out_ref;
         // declare queue to use for golden model
Logic [FIFO_WIDTH-1:0] FIFO_queue[$];
         /*---Create a function named check_data that takes one input which of type FIFO_transaction
         ---Inside this function, call another function named reference model that you will create and pass to it the same object that you have received.*/
         function void check_data(FIFO_transaction FIFO_trans);
             reference_model(FIFO_trans);
         error_count or correct_count. Also, display a message if error occurs. */
              if( data_out_ref != FIFO_trans.data_out) begin
                  shared::error_count++;
                  $display("Error occurs");
                  shared::correct_count++;
         /*---Reference model--- */
         function void reference_model(FIFO_transaction FIFO_ref);
```

```
function void reference_model(FIFO_transaction FIFO_ref);
    if(!FIFO_ref.rst_n) begin
         FIFO_queue.delete();
         //data_out_ref = 0;
        if ( (!FIFO_ref.wr_en) && (FIFO_ref.rd_en) && (FIFO_queue.size() != 0) ) begin
    data_out_ref = FIFO_queue.pop_front();
         else if ( (FIFO_ref.wr_en) && (!FIFO_ref.rd_en) && (FIFO_queue.size() != FIFO_DEPTH) ) begin
             FIFO_queue.push_back(FIFO_ref.data_in);
        else if ( (FIFO_ref.wr_en) && (FIFO_ref.rd_en) )begin
             if(FIFO_queue.size() == 0)begin
   FIFO_queue.push_back(FIFO_ref.data_in);
             else if(FIFO_queue.size() == FIFO_DEPTH) begin
                 data_out_ref = FIFO_queue.pop_front();
                 // pop the front and push the back
                 data_out_ref = FIFO_queue.pop_front();
                 FIFO_queue.push_back(FIFO_ref.data_in);
```

+

Monitor module:

```
import FIFO_transaction_pkg::*;
import FIFO_scoreboard_pkg::*;
import FIFO_coverage_pkg::*;
import shared_pkg::*;
 module FIFO_monitor(FIFO_interface.MONITOR fifo_if);
         // Declare objects for the classes
FIFO transaction fifo trans;
          FIFO_scoreboard fifo_scoreboard = new();
          FIFO_coverage fifo_coverage = new();
          initial begin
fifo_trans
                  /*It will have an initial block and inside it a forever loop that waits for negedge clock at the start of
the loop and then sample the data of the interface and assign it to the data variables of the
object of class FIFO_transaction.*/
                                                                              = fifo_if.data_in;
= fifo_if.wr_en;
= fifo_if.rd_en;
= fifo_if.rst_n;
                            fifo_trans.data_in
                           fifo_trans.wr_en
fifo_trans.rd_en
                         fifo_trans.rd_en = fifo_if.rd_en;
fifo_trans.rst_n = fifo_if.rst_n;
@(negedge fifo_if.clk);
fifo_trans.data_out = fifo_if.data_out;
fifo_trans.wr_ack = fifo_if.wr_ack;
fifo_trans.overflow = fifo_if.overflow;
fifo_trans.full = fifo_if.full;
fifo_trans.almostfull = fifo_if.empty;
fifo_trans.almostfull = fifo_if.almostfull;
fifo_trans.almostempty = fifo_if.almostempty;
fifo_trans.underflow = fifo_if.underflow;
@(posedge fifo_if.clk);
                          /* And then after that there will be fork join, where 2 processes
will run, the first one is calling a method named sample_data of the object of class
FIFO_coverage and the second process is calling a method named check_data of the object of
class FIFO_scoreboard.*/
                           fork begin
  fifo_coverage.sample_data(fifo_trans); // Call the coverage sampling method
                           /*After the fork join ends, you will check for the signal test_finished if it is high or not. If it high, then stop the simulation and display a message with summary of correct and error counts. */
                                    if (shared::test_finished) begin

$display("Simulation finished.");

$display("Test Finished! error_count is %d, correct_count is %d", shared::error_count, shared::correct_count);
end
endmodule
```

TestBench module:

```
import shared pkg::*;
import FIFO transaction pkg::*;
module FIFO_tb(FIFO_interface.TEST fifo_if);
    /*The tb will reset the DUT and then randomize the inputs. At the end of
    the test, the tb will assert a signal named test_finished.*/
    FIFO transaction trans;
    integer i;
    logic clk;
    initial begin
        trans = new();
        assert rst();
        for (i = 0; i < 20000; i = i + 1) begin
            assert(trans.randomize());
            fifo if.rst n = trans.rst n;
            fifo if.wr en = trans.wr en;
            fifo_if.rd_en = trans.rd_en;
fifo_if.data_in = trans.data_in;
            @(negedge fifo_if.clk);
        end
        assert rst();
        shared::test finished = 1;
    // Reset task
    task assert rst;
        fifo if.rst n = 0;
        fifo_if.wr_en = 0;
        fifo if.rd en = 0;
        fifo if.data in = 0;
        @(negedge fifo_if.clk);
        @(negedge fifo_if.clk);
        fifo if.rst n = 1;
    endtask
endmodule
```


Src Files List & Do File:


```
FIFO_interface.sv
shared_pkg.sv
FIFO_transaction_pkg.sv
FIFO_coverage_pkg.sv
FIFO_scoreboard_pkg.sv
FIFO_monitor.sv
FIFO.sv
FIFO_tb.sv
FIFO_tb.sv
FIFO_top.sv
```


vlib work
vlog -f src_files.list -mfcu +define+SIM +cover
vsim -voptargs=+acc work.FIFO_top -coverage
add wave -r /FIFO_top/fifo_if/*
coverage save -onexit FIFO_top.ucdb
run -all

Transcript & Wave Form:











Assertions with covers:



Cover Groups:



Assertion Text Report:

assertion_report.txt					
Coverage Report by instance with d	letails				
Instance /FIFO ton/dut					
=== Instance: /FIFO_top/dut === Design Unit: work.FIFO					
Design Onic: Work.riro					
Assertion Coverage:					
Assertions	31	31	0	100.00%	
Name File(Line)		Fail	are	Pass	
		Count	t	Count	
/FIFO_top/dut/overflow_assert_l				_	
FIF0.sv(107)			0	1	
/FIFO_top/dut/underflow_assert_1					
FIF0.sv(108)			0	1	
/FIFO_top/dut/wr_ack_assert_1			_		
FIFO.sv(109)			0	1	
/FIFO_top/dut/overflow_assert_2					
FIFO.sv(114) /FIFO_top/dut/underflow_assert_2			0	1	
FIFO_top/dut/underflow_assert_2 FIFO.sv(115)			0	1	
/FIFO_top/dut/wr_ack_assert_2			0	1	
FIFO.sv(116)			0	1	
/FIFO_top/dut/full_assert_1				-	
FIFO.sv(123)			0	1	
/FIFO_top/dut/empty_assert_1				-	
FIFO.sv(124)			0	1	
/FIFO_top/dut/almostfull_assert_1					
FIF0.sv(125)			0	1	
/FIFO_top/dut/almostempty_assert_l					
FIF0.sv(126)			0	1	
/FIFO_top/dut/full_assert_2					
FIFO.sv(132)			0	1	
/FIFO_top/dut/empty_assert_2					
FIF0.sv(133)			0	1	
/FIFO_top/dut/almostfull_assert_2					
FIF0.sv(134)			0	1	
/FIFO_top/dut/almostempty_assert_2					
FIFO.sv(135)			0	1	
/FIFO_top/dut/rd_count_assert					
FIFO.sv(144)			0	1	
/FIFO_top/dut/wr_count_assert			_	_	
FIFO.sv(145)			0	1	
/FIFO_top/dut/rd_wr_count_assert					
FIFO.sv(146)			0	1	
/FIFO_top/dut/rd_ptr_assert					

assertion_report.txt					
/FIFO_top/dut/rd_pti	assert				
	FIFO.sv(154)		0	1	
/FIFO_top/dut/wr_ptr	assert				
	FIFO.sv(155)		0	1	
/FIFO_top/dut/almost	full full assert				
	FIFO.sv(164)		0	1	
/FIFO_top/dut/almost	empty empty assert	t			
	FIFO.sv(167)		0	1	
/FIFO_top/dut/rst_co	, ,			_	
·	FIFO.sv(175)		0	1	
/FIFO top/dut/rst rd			-	_	
, 1110_00p, aut, 150_10	FIFO.sv(176)		0	1	
/FIFO_top/dut/rst_wr				-	
//1110_cop/dat/13t_wi	FIFO.sv(177)		0	1	
/FIFO_top/dut/rst_fu				-	
/ 1110_00p/ uuc/ 150_10	FIFO.sv(178)		0	1	
/FIFO_top/dut/rst_en	,		U	1	
/ FIFO_cop/duc/FSC_en	FIFO.sv(179)		0	1	
/FIFO ton/dut/mat al			0	_	
/FIFO_top/dut/rst_al	FIFO.sv(180)		0	1	
/FIFO ton/dut/not ol	, ,		0	1	
/FIFO_top/dut/rst_al			0	1	
(FIFO ton /dut /not on	FIFO.sv(181)		0	1	
/FIFO_top/dut/rst_ov	_				
(FTF0 (dot (FIFO.sv(183)		0	1	
/FIFO_top/dut/rst_ur	_				
	FIFO.sv(184)		0	1	
/FIFO_top/dut/rst_wi					
	FIFO.sv(185)		0	1	
=== Instance: /FIFO_	top/tb				
=== Design Unit: wor	k.FIFO_tb				
Assertion Coverage:					
Assertions]	1 1	0	100.00%	
W22CI CION2				100.00%	
Name	File(Line)		Failure	Pass	
I GINC	rare (nume)		Count	Count	
			Count	Count	
/FIFO_top/tb/#ublk#1	82146786#17/immed	18			
/ 1 1 1 0 _ 0 0 p / 0 D / # ub 1 k # 1	FIFO tb.sv(18)		0	1	
	F1F0_cm.8v(10)		U	1	
ASSERTION RESULTS:					
Name	File(Line)		Failure	Pass	
			Count	Count	

ASSERTION RESULTS:

Name	File(Line)	Failure Count	Pass Count
/FIFO top/dut/over	flow assert 1		
	FIFO.sv(107)	0	1
/FIFO top/dut/unde	rflow assert 1		
20 (20) 253 /2	FIFO.sv(108)	0	1
/FIFO_top/dut/wr_a	ck assert 1		
	FIFO.sv(109)	0	1
/FIFO_top/dut/over	flow_assert_2		
	FIFO.sv(114)	0	1
/FIFO_top/dut/unde	rflow_assert_2		
	FIFO.sv(115)	0	1
/FIFO_top/dut/wr_a	ck_assert_2		
	FIFO.sv(116)	0	1
/FIFO_top/dut/full	_assert_1		
3.000 to 0.000 — 0.000 (0.000	FIFO.sv(123)	0	1
/FIFO_top/dut/empt	y_assert_1		
	FIFO.sv(124)	0	1
/FIFO_top/dut/almo	stfull_assert_1		
111 To 111	FIFO.sv(125)	0	1
/FIFO_top/dut/almo	stempty_assert_1		
	FIFO.sv(126)	0	1
/FIFO_top/dut/full	_assert_2		
	FIFO.sv(132)	0	1
/FIFO_top/dut/empt	y_assert_2		
Table 1	FIFO.sv(133)	0	1
/FIFO_top/dut/almo	stfull_assert_2		
	FIFO.sv(134)	0	1
/FIFO_top/dut/almo	stempty_assert_2		
	FIFO.sv(135)	0	1
/FIFO_top/dut/rd_c	count_assert		
- 1 The 100 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	FIFO.sv(144)	0	1
/FIFO_top/dut/wr_c	count_assert		
	FIFO.sv(145)	0	1
/FIFO_top/dut/rd_w			
	FIFO.sv(146)	0	1
/FIFO_top/dut/rd_r	tr_assert		
	FIFO.sv(154)	0	1
/FIFO_top/dut/wr_r	tr_assert		
	FIFO.sv(155)	0	1
/FIFO top/dut/almo	stfull full assert		

/FIFO_top/dut/full_assert_2		
FIFO.sv(132)	0	1
/FIFO_top/dut/empty_assert_2		
FIFO.sv(133)	0	1
/FIFO_top/dut/almostfull_assert_2		
FIFO.sv(134)	0	1
/FIFO_top/dut/almostempty_assert_2	0	1
FIFO.sv(135) /FIFO top/dut/rd count assert	0	1
FIFO.sv(144)	0	1
/FIFO_top/dut/wr_count_assert		-
FIFO.sv(145)	0	1
/FIFO_top/dut/rd_wr_count_assert		
FIFO.sv(146)	0	1
/FIFO_top/dut/rd_ptr_assert		
FIFO.sv(154)	0	1
/FIFO_top/dut/wr_ptr_assert		
FIFO.sv(155)	0	1
/FIFO_top/dut/almostfull_full_assert		
FIFO.sv(164)	0	1
/FIFO_top/dut/almostempty_empty_assert		
FIFO.sv(167)	0	1
/FIFO_top/dut/rst_count_assert	8	9
FIFO.sv(175)	0	1
FIFO_top/dut/rst_rd_ptr_assert		
FIFO.sv(176)	0	1
/FIFO_top/dut/rst_wr_ptr_assert	0	1
FIFO.sv(177) /FIFO top/dut/rst full assert	O	_
FIFO.sv(178)	0	1
/FIFO_top/dut/rst_empty_assert		-
FIFO.sv(179)	0	1
/FIFO top/dut/rst almostfull assert		-
FIFO.sv(180)	0	1
/FIFO_top/dut/rst_almostempty_assert		
FIFO.sv(181)	0	1
/FIFO_top/dut/rst_overflow_assert		
FIFO.sv(183)	0	1
/FIFO_top/dut/rst_underflow_assert		
FIFO.sv(184)	0	1
/FIFO_top/dut/rst_wr_ack_assert		
FIFO.sv(185)	0	1
/FIFO_top/tb/#ublk#182146786#17/immed18		4
FIFO_tb.sv(18)	0	1
Total Cavanaga By Instance (Siltered winds 100 000		
Total Coverage By Instance (filtered view): 100.00%		

[----- ---- ---- [--- [

Function Coverage Text Report:

functional_cover_report.txt						
Coverage Report by instance with det	ails					
=== Instance: /FIFO_top/dut						
=== Design Unit: work.FIF0						
Directive Coverage:						
Directives	32	3:	2	0	100.00%	
DIRECTIVE COVERAGE:						
Name		_	_	_	File(Line)	Hits Status
		Unit	UnitType			
/FIFO ton/dut/outsetless cours 1		ETEA	Vaniler	CITA	FTFO e/1101	5527 Covered
/FIFO_top/dut/overflow_cover_1 /FIFO top/dut/underflow cover 1		FIFO FIFO	_		FIFO.sv(110) FIFO.sv(111)	195 Covered
			_			8036 Covered
/FIFO_top/dut/wr_ack_cover_1		FIFO FIFO	_		FIFO.sv(112)	
/FIFO_top/dut/overflow_cover_2		FIFO	_		FIFO.sv(117)	
/FIFO_top/dut/underflow_cover_2 /FIFO top/dut/wr ack cover 2		FIFO	_		FIFO.sv(118) FIFO.sv(119)	
/FIFO_top/dut/wr_ack_cover_2 /FIFO_top/dut/full_cover_1		FIFO	_		FIFO.sv(119)	7998 Covered
/FIFO_top/dut/full_cover_1		FIFO	_		FIFO.sv(128)	
/FIFO_top/dut/empty_cover_1 /FIFO top/dut/almostfull cover 1		FIFO	_		FIFO.sv(129)	5182 Covered
/FIFO top/dut/almostempty cover 1		FIFO	_		FIFO.sv(129)	896 Covered
/FIFO top/dut/full cover 2		FIFO	_		FIFO.sv(136)	12005 Covered
/FIFO_top/dut/empty_cover_2		FIFO	_		FIFO.sv(137)	
/FIFO top/dut/almostfull cover 2		FIFO	_		FIFO.sv(138)	14821 Covered
/FIFO top/dut/almostempty cover 2		FIFO	_		FIFO.sv(139)	
/FIFO top/dut/rd count cover		FIFO	_		FIFO.sv(147)	1650 Covered
/FIFO top/dut/wr count cover		FIFO	_		FIFO.sv(148)	5662 Covered
/FIFO top/dut/rd wr count cover		FIFO			FIFO.sv(149)	2237 Covered
/FIFO top/dut/rd ptr cover		FIFO	_		FIFO.sv(156)	
/FIFO top/dut/wr ptr cover		FIFO	_		FIFO.sv(157)	
/FIFO top/dut/almostfull full cover		FIFO	_		FIFO.sv(169)	2525 Covered
/FIFO top/dut/almostempty empty cover	r	FIFO	_		FIFO.sv(170)	75 Covered
/FIFO top/dut/rst count cover		FIFO	_		FIFO.sv(186)	385 Covered
/FIFO_top/dut/rst_rd_ptr_cover		FIFO	_		FIFO.sv(187)	385 Covered
/FIFO_top/dut/rst_wr_ptr_cover		FIFO	_		FIFO.sv(188)	385 Covered
/FIFO_top/dut/rst_full_cover		FIFO	Verilog	SVA	FIFO.sv(189)	385 Covered
/FIFO_top/dut/rst_empty_cover		FIFO	_		FIFO.sv(190)	385 Covered
/FIFO_top/dut/rst_almostfull_cover		FIFO	Verilog	SVA	FIFO.sv(191)	385 Covered
/FIFO_top/dut/rst_almostempty_cover		FIFO	Verilog	SVA	FIFO.sv(192)	385 Covered
/FIFO_top/dut/rst_data_out_cover		FIFO	Verilog	SVA	FIFO.sv(193)	385 Covered
/FIFO_top/dut/rst_overflow_cover		FIFO	Verilog	SVA	FIFO.sv(194)	385 Covered
/FIFO_top/dut/rst_underflow_cover		FIFO	Verilog		FIFO.sv(195)	385 Covered
/FIFO_top/dut/rst_wr_ack_cover		FIFO	Verilog	SVA	FIFO.sv(196)	385 Covered

functional_cover_report.txt							
/ 1110_00p, dato, 100_n1_dox_00101			1109 0.11 11.		000 00	70200	
=== Instance: /FIFO_coverage_pkg							
=== Design Unit: work.FIFO cover							
besign onio, work.riro_cover							
Covergroup Coverage:							
Covergroups	1	na	na 100	.00%			
Coverpoints/Crosses	16	na	na	na			
Covergroup Bins	29	29	0 100	.00%			
Covergroup			Metric	Goal	Bins	Status	
TYPE /FIFO_coverage_pkg/FIFO_co	verage/rea	ad_write_co	ı				
			100.00%		-	Covered	
covered/total bins:			29	29	-		
missing/total bins:			0	29	-		
% Hit:			100.00%	100	-		
Coverpoint wr_en_cp			100.00%	100	-	Covered	
covered/total bins:			2	2	-		
missing/total bins:			0	2	-		
% Hit:			100.00%	100	-		
bin auto[0]			5916	1	-	Covered	
bin auto[1]			14088	1	-	Covered	
Coverpoint rd_en_cp			100.00%	100	-	Covered	
covered/total bins:			2	2	-		
missing/total bins:			0	2	-		
% Hit:			100.00%	100	-		
bin auto[0]			14004	1	-	Covered	
bin auto[1]			6000	1	-	Covered	
Coverpoint full_cp			100.00%	100	-	Covered	
covered/total bins:			1	1	-		
missing/total bins:			0	1	-		
% Hit:			100.00%	100	-		
bin full_HIGH			8160	1	-	Covered	
Coverpoint empty_cp			100.00%	100	-	Covered	
covered/total bins:			1	1	-		
missing/total bins:			0	1	-		
% Hit:			100.00%	100	-		
bin empty_HIGH			669	1	-	Covered	
Coverpoint overflow_cp			100.00%	100	-	Covered	
covered/total bins:			1	1	_		
missing/total bins:			0	1	_		
% Hit:			100.00%	100	_		
bin overflow_HIGH			5645	1	_	Covered	
Coverpoint underflow_cp			100.00%	100	_	Covered	
covered/total bins:			1	1	_		

covered, coods bins.	2	-		
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:	SAMA NACE	1250		200000000000000000000000000000000000000
bin <auto[0],auto[1],empty_high></auto[0],auto[1],empty_high>	135	1	-	Covered
<pre>bin <auto[0],auto[0],empty_high></auto[0],auto[0],empty_high></pre>	141	1	-	Covered
Illegal and Ignore Bins:				
illegal_bin empty_and_wr	0		-	ZERO
Cross full_cross	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin <auto[1],auto[0],full_high></auto[1],auto[0],full_high>	6511	1	-	Covered
bin <auto[0],auto[0],full_high></auto[0],auto[0],full_high>	1649	1	_	Covered
Illegal and Ignore Bins:				
illegal_bin full_wr_rd	0		-	ZERO
Cross overflow_cross	100.00%	100	_	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	_	
Auto, Default and User Defined Bins:				
bin <auto[1],auto[1],overflow_high></auto[1],auto[1],overflow_high>	1704	1	-	Covered
bin <auto[1],auto[0],overflow high=""></auto[1],auto[0],overflow>	3941	1	_	Covered
Illegal and Ignore Bins:				
illegal bin wr and over	0		-	ZERO
Cross underflow cross	100.00%	100	_	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	
Auto, Default and User Defined Bins:		ATTATABLE		
bin <auto[1],auto[1],underflow high=""></auto[1],auto[1],underflow>	140	1	-	Covered
bin <auto[0],auto[1],underflow high=""></auto[0],auto[1],underflow>	59	1	-	Covered
Illegal and Ignore Bins:	(T.T.)	15-20		
illegal bin underflow and rd	0		_	ZERO
Cross wr ack cross	100.00%	100	_	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	
Auto, Default and User Defined Bins:				
bin <auto[1],auto[1],wr ack="" high=""></auto[1],auto[1],wr>	2417	1	_	Covered
bin <auto[1],auto[0],wr ack="" high=""></auto[1],auto[0],wr>	5759	1	_	Covered
Illegal and Ignore Bins:	0100	*		COVETER
illegal bin wr and wr ack	0		_	ZERO
TTT-Agt DIN MT GNG MT GCV	0			LLINO

COVERGROUP COVERAGE:

missing/total bins:	U	4	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
<pre>bin <auto[0],auto[1],empty_high></auto[0],auto[1],empty_high></pre>	135	1	-	Covered
<pre>bin <auto[0],auto[0],empty_high></auto[0],auto[0],empty_high></pre>	141	1	-	Covered
Illegal and Ignore Bins:				
illegal_bin empty_and_wr	0		-	ZERO
Cross full_cross	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
<pre>bin <auto[1],auto[0],full_high></auto[1],auto[0],full_high></pre>	6511	1	-	Covered
<pre>bin <auto[0],auto[0],full_high></auto[0],auto[0],full_high></pre>	1649	1	-	Covered
Illegal and Ignore Bins:				
illegal_bin full_wr_rd	0		-	ZERO
Cross overflow_cross	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	
Auto, Default and User Defined Bins:				
bin <auto[1],auto[1],overflow_high></auto[1],auto[1],overflow_high>	1704	1	-	Covered
<pre>bin <auto[1],auto[0],overflow_high></auto[1],auto[0],overflow_high></pre>	3941	1	-	Covered
Illegal and Ignore Bins:				
illegal bin wr and over	0		_	ZERO
Cross underflow cross	100.00%	100	_	Covered
covered/total bins:	2	2	_	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	
Auto, Default and User Defined Bins:				
<pre>bin <auto[1],auto[1],underflow_high></auto[1],auto[1],underflow_high></pre>	140	1	_	Covered
bin <auto[0],auto[1],underflow high=""></auto[0],auto[1],underflow>	59	1	_	Covered
Illegal and Ignore Bins:				
illegal_bin underflow_and_rd	0		_	ZERO
Cross wr ack cross	100.00%	100	_	Covered
covered/total bins:	2	2	_	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	_	
Auto, Default and User Defined Bins:				
bin <auto[1],auto[1],wr ack="" high=""></auto[1],auto[1],wr>	2417	1	_	Covered
bin <auto[1],auto[0],wr_ack_high></auto[1],auto[0],wr_ack_high>	5759	1	_	Covered
Illegal and Ignore Bins:		-		32.224
illegal bin wr and wr ack	0		_	ZERO
	•			

TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 1

TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 1

DIRECTIVE COVERAGE:

Name	Design Unit	Design UnitType	Lang	File(Line)	Hits	Status
/FIFO_top/dut/overflow_cover_1	FIFO	Verilog	SVA	FIF0.sv(110)	5527	Covered
/FIFO_top/dut/underflow_cover_1	FIFO	Verilog	SVA	FIFO.sv(111)	195	Covered
/FIFO_top/dut/wr_ack_cover_1	FIFO	Verilog	SVA	FIFO.sv(112)	8036	Covered
/FIFO_top/dut/overflow_cover_2	FIFO	Verilog	SVA	FIFO.sv(117)		Covered
/FIFO_top/dut/underflow_cover_2	FIFO	Verilog	SVA	FIFO.sv(118)	5561	Covered
/FIFO_top/dut/wr_ack_cover_2	FIFO	Verilog	SVA	FIFO.sv(119)	5527	Covered
/FIFO_top/dut/full_cover_1	FIFO	Verilog	SVA	FIFO.sv(127)	7998	Covered
/FIFO_top/dut/empty_cover_1	FIFO	Verilog	SVA	FIFO.sv(128)	1050	Covered
/FIFO_top/dut/almostfull_cover_1	FIFO	Verilog	SVA	FIFO.sv(129)	5182	Covered
/FIFO_top/dut/almostempty_cover_1	FIFO	Verilog	SVA	FIFO.sv(130)	896	Covered
/FIFO_top/dut/full_cover_2	FIFO	Verilog	SVA	FIFO.sv(136)	12005	Covered
/FIFO top/dut/empty cover 2	FIFO	Verilog	SVA	FIFO.sv(137)	18953	Covered
/FIFO_top/dut/almostfull_cover_2	FIFO	Verilog	SVA	FIFO.sv(138)	14823	Covered
/FIFO_top/dut/almostempty_cover_2	FIFO	Verilog	SVA	FIFO.sv(139)	1910	Covere
/FIFO top/dut/rd count cover	FIFO	Verilog	SVA	FIFO.sv(147)	1650	Covered
/FIFO top/dut/wr count cover	FIFO	Verilog	SVA	FIFO.sv(148)	5662	Covered
/FIFO top/dut/rd wr count cover	FIFO	Verilog	SVA	FIFO.sv(149)	2237	Covered
/FIFO top/dut/rd ptr cover	FIFO	Verilog	SVA	FIFO.sv(156)	5561	Covered
/FIFO top/dut/wr ptr cover	FIFO	Verilog	SVA	FIFO.sv(157)	8036	Covered
/FIFO top/dut/almostfull full cover	FIFO	Verilog	SVA	FIFO.sv(169)	2525	Covered
/FIFO top/dut/almostempty empty cover	FIFO	Verilog	SVA	FIFO.sv(170)	75	Covered
/FIFO top/dut/rst count cover	FIFO	Verilog	SVA	FIFO.sv(186)	385	Covered
/FIFO top/dut/rst rd ptr cover	FIFO	Verilog	SVA	FIFO.sv(187)	385	Covered
/FIFO top/dut/rst wr ptr cover	FIFO	Verilog	SVA	FIFO.sv(188)	385	Covered
/FIFO top/dut/rst full cover	FIFO	Verilog	SVA	FIFO.sv(189)	385	Covered
/FIFO top/dut/rst empty cover	FIFO	Verilog	SVA	FIFO.sv(190)	385	Covered
/FIFO top/dut/rst almostfull cover	FIFO	Verilog	SVA	FIFO.sv(191)	385	Covered
/FIFO top/dut/rst almostempty cover	FIFO	Verilog	SVA	FIFO.sv(192)	385	Covered
/FIFO top/dut/rst data out cover	FIFO	Verilog	SVA	FIFO.sv(193)	385	Covered
/FIFO top/dut/rst overflow cover	FIFO	Verilog	SVA	FIFO.sv(194)		Covered
/FIFO top/dut/rst underflow cover	FIFO	Verilog	SVA	FIFO.sv(195)	385	Covered
/FIFO top/dut/rst wr ack cover	FIFO	Verilog	SVA	FIFO.sv(196)		Covered

TOTAL DIRECTIVE COVERAGE: 100.00% COVERS: 32

Total Coverage By Instance (filtered view): 100.00%

Summary Coverage Report:

```
Coverage Report by instance with details
______
=== Instance: /FIFO top/fifo if
=== Design Unit: work.FIFO interface
Toggle Coverage:
  Enabled Coverage Bins Hits Misses Coverage
------
Toggles 86 86 0 100.00%
-----Toggle Details------
Toggle Coverage for instance /FIFO top/fifo if --
                           almostfull 1 1 100.00
clk 1 1 100.00
data_in[15-0] 1 1 100.00
data_out[15-0] 1 1 100.00
empty 1 1 100.00
full 1 1 100.00
overflow 1 1 100.00
rd_en 1 1 100.00
rd_en 1 1 100.00
underflow 1 1 100.00
underflow 1 1 100.00
wr_ack 1 1 100.00
                                    Node 1H->0L 0L->1H "Coverage"
Total Node Count
                       43
Toggled Node Count =
                        43
Untoggled Node Count =
Toggle Coverage = 100.00% (86 of 86 bins)
_______
=== Instance: /FIFO top/dut
=== Design Unit: work.FIFO
```

```
------
=== Instance: /FIFO_top/dut
=== Design Unit: work.FIFO
Assertion Coverage:
                                   32
                                            32
                                                       9 199,99%
   Assertions
                                                               Pass
Name
                  File(Line)
                                                               Count
.....
/FIFO_top/dut/overflow_assert_1
FIFO.sv(107)
                                                        8
                                                                   1
/FIFO_top/dut/underflow_assert_1
                    FIF0.sv(108)
                                                        0
/FIFO_top/dut/wr_ack_assert_1
FIFO.sv(109)
                                                        0
                                                                   1
/FIFO_top/dut/overflow_assert_2
FIFO.sv(114)
                                                                   1
/FIFO_top/dut/underflow_assert_2
FIFO.sv(115)
/FIFO_top/dut/wr_ack_assert_2
FIFO.sv(116)
                                                        0
                                                                   1
/FIFO_top/dut/full_assert_1
FIFO.sv(123)
                                                        0
                                                                   1
/FIFO_top/dut/empty_assert_1
                     FIF0.sv(124)
/FIFO_top/dut/almostfull_assert_1
                    FIFO.sv(125)
                                                        0
                                                                   1
/FIFO_top/dut/almostempty_assert_
FIFO.sv(126)
/FIFO_top/dut/full_assert_2
                     FIFO.sv(132)
/FIFO_top/dut/empty_assert_2
                     FIF0.sv(133)
                                                        0
                                                                   1
/FIFO_top/dut/almostfull_assert_2
FIFO.sv(134)
                                                                   1
/FIFO_top/dut/almostempty_assert_2
FIFO.sv(135)
                                                                   1
/FIFO top/dut/rd count assert
                    FIF0.sv(144)
                                                                   1
/FIFO top/dut/wr count assert
                    FIF0.sv(145)
/FIFO top/dut/rd wr count assert
                     FIF0.sv(146)
                                                        а
/FIFO top/dut/rd ptr assert
                     FIF0.sv(154)
                                                                   1
/FIFO top/dut/wr ptr assert
                     FIF0.sv(155)
/FIFO top/dut/almostfull full assert
                    FIF0.sv(164)
                                                                   1
/FIFO_top/dut/almostempty_empty_assert
FIFO.sv(167)
                                                                   1
/FIFO top/dut/rst count assert
                     FIF0.sv(175)
/FIFO_top/dut/rst_rd_ptr_assert
FIFO.sv(176)
                                                        0
                                                                   1
/FIFO top/dut/rst wr ptr assert
                     FIFO.sv(177)
                                                        0
                                                                   1
/FIFO top/dut/rst full assert
                    FIFO.sv(178)
/FIFO_top/dut/rst_empty_assert
FIFO.sv(179)
/FIFO_top/dut/rst_almostfull_assert
FIFO.sv(180)
                                                                   1
/FIFO top/dut/rst almostemoty assert
                    FIF0.sv(181)
/FIFO_top/dut/rst_data_out_assert
FIFO.sv(182)
                                                                   1
/FIFO top/dut/rst overflow assert
                    FIFO.sv(183)
                                                                   1
/FIFO top/dut/rst underflow assert
                    FIFO.sv(184)
                                                                   1
/FIFO_top/dut/rst_wr_ack_assert
FIFO.sv(185)
                                                        0
                                                                   1
Branch Coverage:
Enabled Coverage
                                  Bins
                                            Hits
                                                    Misses Coverage
                                    29
                                              29
                                                         ø
                                                             100,00%
    Branches
-----Branch Details------
```

DIRECTIVE COVERAGE:					
Name	Design Unit	Design UnitType	Lang	File(Line)	Hits Status
/FIFO_top/dut/overflow_cover_1	FIFO	Verilog	SVA	FIFO.sv(110)	5527 Covered
/FIFO top/dut/underflow cover 1	FIFO	Verilog	SVA	FIFO.sv(111)	195 Covered
/FIFO top/dut/wr ack cover 1	FIFO	Verilog	SVA	FIFO.sv(112)	8036 Covered
/FIFO top/dut/overflow cover 2	FIFO	Verilog	SVA	FIFO.sv(117)	8036 Covered
/FIFO top/dut/underflow cover 2	FIFO	Verilog		FIFO.sv(118)	5561 Covered
/FIFO top/dut/wr ack cover 2	FIFO	Verilog	SVA	FIF0.sv(119)	5527 Covered
/FIFO top/dut/full_cover_1	FIF0	Verilog	SVA	FIFO.sv(127)	7998 Covered
/FIFO top/dut/empty_cover_1	FIFO	Verilog	SVA	FIFO.sv(128)	1050 Covered
/FIFO_top/dut/almostfull_cover_1	FIF0	Verilog	SVA	FIFO.sv(129)	5182 Covered
/FIFO_top/dut/almostempty_cover_1	FIFO	Verilog	SVA	FIF0.sv(130)	896 Covered
/FIFO_top/dut/full_cover_2	FIFO	Verilog	SVA	FIF0.sv(136)	12005 Covered
/FIFO_top/dut/empty_cover_2	FIFO	Verilog	SVA	FIF0.sv(137)	18953 Covered
/FIFO_top/dut/almostfull_cover_2	FIFO	Verilog	SVA	FIF0.sv(138)	14821 Covered
/FIFO_top/dut/almostempty_cover_2	FIFO	Verilog	SVA	FIF0.sv(139)	19107 Covered
/FIFO top/dut/rd count cover	FIFO	Verilog	SVA	FIF0.sv(147)	1650 Covered
/FIFO top/dut/wr count cover	FIFO	Verilog	SVA	FIF0.sv(148)	5662 Covered
/FIFO top/dut/rd wr count cover	FIF0	Verilog	SVA	FIFO.sv(149)	2237 Covered
/FIFO top/dut/rd ptr cover	FIFO	Verilog	SVA	FIF0.sv(156)	5561 Covered
/FIFO top/dut/wr ptr cover	FIFO	Verilog	SVA	FIF0.sv(157)	8036 Covered
/FIFO top/dut/almostfull full cover	FIFO	Verilog	SVA	FIF0.sv(169)	2525 Covered
/FIFO top/dut/almostemptv emptv cover	FIFO	Verilog	SVA	FIF0.sv(170)	75 Covered
/FIFO top/dut/rst count cover	FIF0	Verilog	SVA	FIFO.sv(186)	385 Covered
/FIFO top/dut/rst rd ptr cover	FIFO	Verilog	SVA	FIF0.sv(187)	385 Covered
/FIFO top/dut/rst wr ptr cover	FIFO	Verilog	SVA	FIF0.sv(188)	385 Covered
/FIFO top/dut/rst full cover	FIFO	Verilog	SVA	FIF0.sv(189)	385 Covered
/FIFO top/dut/rst empty cover	FIFO	Verilog	SVA	FIF0.sv(190)	385 Covered
/FIFO top/dut/rst almostfull cover	FIF0	Verilog	SVA	FIFO.sv(191)	385 Covered
/FIFO top/dut/rst almostempty cover	FIF0	Verilog	SVA	FIFO.sv(192)	385 Covered
/FIFO_top/dut/rst_overflow_cover	FIF0	Verilog	SVA	FIFO.sv(194)	385 Covered
/FIFO top/dut/rst underflow cover	FIF0	Verilog	SVA	FIFO.sv(195)	385 Covered
/FIFO_top/dut/rst_wr_ack_cover	FIFO	Verilog	SVA	FIF0.sv(196)	385 Covered
TOTAL DIRECTIVE COVERAGE: 100.00% COVE	RS: 31				

```
-----Statement Details-----
Statement Coverage for instance /FIFO_top/dut -- NOTE: The modification timestamp for source file 'FIFO.sv' has been altered since compilation.
    Line
                                                                       Source
  File FIFO.sv
                                                                        module FIFO(FIFO interface.DUT fifo if);
                                                                            logic [fifo_if.FIFO_WIOTH-1:0] data_in;
logic (alk, rst_n, wr.en, rd_en;
logic [fifo_if.FIFO_WIOTH-1:0] data_out;
logic wr_ack, overflow, full, empty, almostfull, almostempty, underflow;
     40009
771
8314
8398
20002
6042
8634
5902
5142
916
6254
1086
356
                                                                            reg [fifo_if.FIFO_WIDTH-1 :0] mem [fifo_if.FIFO_DEPTH-1:0];
reg [fifo_if.max_fifo_addr-1 :0] wr_ptr, rd_ptr;
reg [fifo_if.max_fifo_addr :0] count;
                                                                            always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin /////write operation//////
if (!fifo_if.rst_n) begin

wr_otr <= 0;
fifo_if.wr_ack <= 0;
fifo_if.overflow <= 0;
                                                          20389
                                                                                      else if (fifo_if.wr_en && count < fifo_if.FIFO_DEPTH) begin

mem[wr_ptr] <= fifo_if.data_in;

fifo_if.wr_ack <= 1;

wr_ptr <= wr_ptr + 1;


fifo_if.overflow <= 0;
                                                           8176
8176
8176
8176
                                                                                       end
                                                                                      else begin
fifo_if.wr_ack <= 0;
                                                                                                 if (fifo if.wr_en && fifo if.full)
    fifo if.overflow <= 1;</pre>
                                                           5645
                                                                                                 else fifo_if_overflow <= 0;
                                                           5790
                                                                            end
                                                                           20389
                                                                                      end
                                                                                      else begin
                                                                                                 if (fifo_if.rd_en && fifo_if.empty)
    fifo_if.underflow <= 1;</pre>
                                                            199
                                                                                                 else fifo_if.underflow <= 0;
                                                          13741
                                                                            end
                                                                            always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin if (!fifo_if.rst_n) begin count <= 0;
                                                          17182
                                                            775
                                                                                      end
else begin
if
                                                                                                                  ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b10) && !fifo_if.full) count <= count + 1;
                                                           5759
```

```
rd ptr \Leftarrow rd ptr + 1; fifo if underflow \Leftarrow 0; end
                                                                                                                     5671
5671
else begin

if (fifo_if.rd_en && fifo_if.emsty)

fifo_if.underflow (= 1;

fico_if.underflow (= 0;
                                                                                                                                                                                                      fifo_lf.underflow <= 0;
                                                                                                                                                       zlways \theta(posedge fifo_if.clk or negedge fifo_if.rst_n) begin if (!fifo_if.rst_n) begin count (= \theta;
                                                                                                                                                                              end else begin ( ((fifo_if_um_en_fifo_if_nd_en) == 2'bl0) && !fifo_if_full) count <= count <= count + 1;
                                                                                                                                                                                                           //else //count <= count;
                                                                                                                                                       assign fifo_if_full = (count == fifo_if_FIFO_DEPTH) ? 1 : 0;
assign fifo_if_emoty = (count == 0) fo_if_FIFO_DEPTH-) ? 1 : 0;
assign fifo_if_almostfull = (count == fifo_if_FIFO_DEPTH-) ? 1 : 0;
assign fifo_if_almostfull == 1) ? 1 : 0;
                                                                                                                                                          `ifdef SIM
                                                                                                                                                       |=>(fifo if.overflow));
|=>(fifo if.underflow));
|=>(fifo if.un, ack));
|=>(fifo if.overflow));
|=>(fifo if.overflow));
|=>(fifo if.underflow));
                                                                                                                                                          (count:=$\fifo_if_FIFO_DEPTH)
(count:=$\fifo_1f_FIFO_DEPTH-1)
(count:=$\fifo_1f_FIFO_DEPTH-1)
(count:=$\fifo_if_FIFO_DEPTH)
(count:=$\fifo_1f_FIFO_DEPTH-1)
(count:=$\fifo_1f_FIFO_DEPTH-1)
                                                                                                                                                       //assertions on content
//asse
```



```
Toggle Coverage:
Enabled Coverage
                          Bins
                                 Hits
                                      Misses Coverage
   Toggles
                          106
                                 106
                                         0 100.00%
-----Toggle Details------
                                       1H->0L 0L->
Toggle Coverage for instance /FIFO top/dut --
                                   Node 1H->0L 0L->1H "Coverage"
                                                             100.00
100.00
100.00
100.00
100.00
                              almostempty
                              almostfull
                           clk
count[3-0]
data_in[15-0]
data_out[15-0]
empty
full
overflow
rd en
                                                             100.00
100.00
100.00
100.00
100.00
100.00
                             rd_en
rd_ptr[2-0]
                                  rst n
                                                             100.00
100.00
                               underflow
                                 wr. ack
                                              1
                                                             100.00
                             wr_ptr[2-0]
Total Node Count =
Toggled Node Count =
Untoggled Node Count =
Toggle Coverage = 100.00% (106 of 106 bins)
_______
=== Instance: /FIFO top/tb
=== Design Unit: work.FIFO tb
_____
Assertion Coverage:
                           1 1 0 100.00%
 Assertions
             File(Line) Failure Pass
                                     Count
                                               Count
8ins Hits Misses Coverage
   Enabled Coverage
   Statements
```

```
=== Instance: /FIFO coverage pkg
=== Design Unit: work.FIFO coverage pkg
                                                              ·
Covergroup Coverage:
Covergroups
Coverpoints/Crosses
Covergroup Bins
                                                                                         na 100.00%
                                                                         n=
                                                                         na
29
                                                                                          0 100.00%
                                                         29
                                                                                                                              Bins Status
Covergroup
                                                                                        Metric
  TYPE /FIFO coverage pkg/FIFO coverage/read write cg
                                                                                      100.00%
                                                                                                              100
29
29
                                                                                                                                           Covered
      covered/total bins:
                                                                                              29
      missing/total bins:
                                                                                      100.00%
                                                                                                              100
100
      % Hit:
      Coverpoint wr en co
covered/total bins:
missing/total bins:
% Hit:
                                                                                                                                           Covered
                                                                                      100.00%
5916
                                                                                                              100
            bin auto[0]
bin auto[1]
                                                                                                                                           Covered
                                                                                         14088
                                                                                                                                          Covered
Covered
                                                                                                              100
2
2
      Coverpoint rd en co
covered/total bins:
missing/total bins:
                                                                                      100.00%
                                                                                      100.00%
             % Hit:
                                                                                                              100
      bin auto[0]
bin auto[1]
Coverpoint full cp
covered/total bins:
missing/total bins:
                                                                                                                                          Covered
Covered
                                                                                           6000
                                                                                      100.00%
                                                                                                              100
                                                                                                                                           Covered
                                                                                                                1
             % Hit:
                                                                                      100.00%
8160
                                                                                                              100
            bin full HIGH
                                                                                                                                           Covered
      Coverpoint empty cp
covered/total bins:
                                                                                                                                           Covered
                                                                                      100.00%
                                                                                                              100
                                                                                                                 1
                                                                                                8
             missing/total bins:
                                                                                      100.00%
             % Hit:
                                                                                                              100
      bin empty_HIGH
Coverpoint overflow_cp
covered/total bins:
                                                                                                                                           Covered
                                                                                      188,88%
                                                                                                              100
                                                                                                                                           Covered
             missing/total bins:
                                                                                      100.00%
5645
             % Hit:
                                                                                                              100
      bin overflow HIGH
Coverpoint underflow cp
                                                                                                                                          Covered
Covered
                                                                                       100.00%
                                                                                                              100
             covered/total bins:
             missing/total bins:
             % Hit:
                                                                                      100.00%
                                                                                                              100
             bin underflow HIGH
                                                                                                                                           Covered
      Coverpoint wr ack cp
covered/total bins:
                                                                                      100.00%
                                                                                                              100
                                                                                                                                           Covered
             missing/total bins:
                                                                                      100.00%
8176
             % Hit:
                                                                                                              100
      bin wr ack HIGH
Coverpoint almostfull cp
                                                                                                                                          Covered
Covered
                                                                                      100.00%
                                                                                                              100
            covered/total bins:
missing/total bins:
             % Hit:
                                                                                      100.00%
                                                                                                              100
      bin almostfull HIGH
Coverpoint almostempty cp
covered/total bins:
                                                                                           5288
                                                                                                                                           Covered
                                                                                      100.00%
                                                                                                              100
                                                                                                                                           Covered
             missing/total bins:
                                                                                                              1
100
                                                                                      100.00%
907
             % Hit:
            bin almostempty HIGH
                                                                                                                                          Covered
Covered
       Cross almostfull cross
                                                                                       100.00%
                                                                                                              100
            covered/total bins:
missing/total bins:
             % Hit:
                                                                                       100.00%
                                                                                                              100
      Auto, Default and User Defined Bins:

bin <auto[1],auto[1],almostfull HIGH>
bin <auto[0],auto[1],almostfull HIGH>
bin <auto[1],auto[0],almostfull HIGH>
bin <auto[0],auto[0],almostfull HIGH>
Cross almostempty cross
                                                                                           2789
                                                                                                                                          Covered
Covered
                                                                                            704
718
                                                                                                                                           Covered
                                                                                           1077
                                                                                                                                           Covered
                                                                                       100.00%
                                                                                                                                           Covered
                                                                                                              100
             covered/total bins:
             missing/total bins:
             % Hit:
                                                                                       100.00%
                                                                                                              100
            Auto, Default and User Defined Bins:
bin <auto[1],auto[1],almostempty HIGH>
bin <auto[0],auto[1],almostempty HIGH>
bin <auto[1],auto[0],almostempty HIGH>
bin <auto[0],auto[0],almostempty HIGH>
                                                                                                                                          Covered
Covered
                                                                                             329
                                                                                             85
                                                                                             317
                                                                                                                                           Covered
                                                                                             176
                                                                                                                                           Covered
      Cross empty cross
covered/total bins:
                                                                                                              100
                                                                                       100.00%
                                                                                                                                           Covered
             missing/total bins:
            Auto, Default and User Defined Bins:
Auto, Default and User Defined Bins:
bin <auto[0],auto[1],empty_HIGH>
bin <auto[0],auto[0],empty_HIGH>
Illegal and Ignore Bins:
                                                                                      100.00%
                                                                                                              100
                                                                                             172
                                                                                                                                           Covered
                                                                                             230
                                                                                                                                           Covered
```

```
| A | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 |
```

```
// The class will have an object of the class FID_termaticis maned f_cog_two.

FID_termaticis f_cog_two.

FID_termaticis f_cog_two.

FID_termaticis f_cog_two.

White class ill institution of write and real raths with just a ril verse of the FID ty

Control real raths ill institution of write and real raths with just a ril verse of the FID ty

Control real raths f_cog_two.

White class ill institution of write and real raths with just a ril verse of the FID ty

Control real raths f_cog_two.

White class ill institution of write and real raths with just a ril verse of the FID ty

Control real raths f_cog_two.

White class ill institution of write and real raths real raths f_cog_two.

Fid look control raths f_cog_two.

White class ill institution of the raths real raths f_cog_two.

Fid look control raths f_cog_two.

White class ill institution of the raths real raths rea
```

N/ADTDALID		Cool		
vergroup	Methic	Goal	BTIIZ	219102
/PE /FIFO coverage pkg/FIFO coverage/read write co	100.00%	100		Covered
covered/total bins:	29			COVERCE
missing/total bins:	0	29		
% Hit:	100.00% 100.00%	100		Course of
Coverpoint wr_en_cp covered/total bins:	100.00%	100 2		Covered
missing/total bins:	0	2		
% Hit:	100.00%	100		
bin auto[0]	5916	1		Covered
bin auto[1]	14088	1		Covered
Coverpoint rd_en_cp covered/total bins:	100.00% 2	100 2		Covered
missing/total bins:	é	2		
% Hit:		100		
bin auto[0]	100.00% 14004			Covered
bin auto[1]	6000	1		Covered
Coverpoint full co covered/total bins:	100.00%	100		Covered
missing/total bins:	1 0	1		
% Hit:	100.00%	100		
bin full_HIGH	8160	1		Covered
Coverpoint empty cp	100.00%	100		Covered
covered/total bins:	1	1		
missing/total bins:	0 100.00%	1		
% Hit: bin empty HIGH	669	100 1		Covered
Coverpoint overflow co	100.00%	100		Covered
covered/total bins:	1	1		
missing/total bins:	0	1		
% Hit:	100.00%	100		
bin overflow HIGH Coverpoint underflow cp	5645 100.00%	1 100		Covered
covered/total bins:	100.00%	1		Covered
missing/total bins:	ē	ī		
% Hit:	100.00%	100		
bin underflow HIGH	199	1		Covered
Coverpoint wr ack cp	100.00%	100		Covered
covered/total bins: missing/total bins:	1 0	1		
% Hit:	100.00%	100		
bin wr ack HIGH	8176	1		Covered
Coverpoint almostfull cp	100.00%	100		Covered
covered/total bins:	1	1		
missing/total bins: % Hit:	0 100.00%	1 100		
bin almostfull HIGH	5288	100		Covered
Coverpoint almostempty cp	100.00%	100		Covered
covered/total bins:	1	1		
missing/total bins:	0	1		
% Hit:	100.00%	100		Covened
bin almostempty HIGH Cross almostfull cross	907 100.00%	1 100		Covered Covered
covered/total bins:	4	4		COTCICO
missing/total bins:	0	4		
% Hit:	100.00%	100		
Auto, Default and User Defined Bins:	0700			Coursed
<pre>bin <auto[1],auto[1],almostfull_high> bin <auto[0],auto[1],almostfull_high></auto[0],auto[1],almostfull_high></auto[1],auto[1],almostfull_high></pre>	2789 704	1 1		Covered
bin <auto[0],auto[1],aimostfull high=""></auto[0],auto[1],aimostfull>	718	1		Covered Covered
bin <auto[0],auto[0],almostfull high=""></auto[0],auto[0],almostfull>	1077	1		Covered
Cross almostempty cross	100.00%	100	_	Covered

% Hit:	100.00%	100	
Auto, Default and User Defined Bins:			
bin <auto[1],auto[1],almostfull_high></auto[1],auto[1],almostfull_high>	2789	1	Covered
bin <auto[0],auto[1],almostfull_high></auto[0],auto[1],almostfull_high>	704	1	Covered
bin <auto[1],auto[0],almostfull high=""></auto[1],auto[0],almostfull>	718	1	Covered
<pre>bin <auto[0],auto[0],almostfull high=""></auto[0],auto[0],almostfull></pre>	1077	1	Covered
Cross almostempty cross	100.00%	100	Covered
covered/total bins:	4	4	
missing/total bins:	0	4	
% Hit:	100.00%	100	
Auto, Default and User Defined Bins:			
bin <auto[1],auto[1],almostempty_high></auto[1],auto[1],almostempty_high>	329	1	Covered
<pre>bin <auto[0],auto[1],almostempty_high></auto[0],auto[1],almostempty_high></pre>	85	1	Covered
bin <auto[1],auto[0],almostempty high=""></auto[1],auto[0],almostempty>	317	1	Covered
bin <auto[0],auto[0],almostempty high=""></auto[0],auto[0],almostempty>	176	1	Covered
Cross empty cross	100.00%	100	Covered
covered/total bins:	2	2	
missing/total bins:	9	2	
% Hit:	100.00%	100	
Auto, Default and User Defined Bins:	135	1	Covered
bin <auto[0],auto[1],empty_high> bin <auto[0],auto[0],empty_high></auto[0],auto[0],empty_high></auto[0],auto[1],empty_high>	141	1	Covered
Illegal and Ignore Bins:	141		COVETCU
illegal bin empty and wr	0		ZERO
Cross full cross	100.00%	100	Covered
covered/total bins:	2	2	COVELEG
missing/total bins:	ē	2	
% Hit:	100.00%	100	
Auto, Default and User Defined Bins:	20010000	200	
bin <auto[1],auto[0],full high=""></auto[1],auto[0],full>	6511	1	Covered
bin <auto[0],auto[0],full high=""></auto[0],auto[0],full>	1649	1	Covered
Illegal and Ignore Bins:			
illegal bin full wr rd	0		ZERO
Cross overflow cross	100.00%	100	Covered
covered/total bins:	2	2	
missing/total bins:	0	2	
% Hit:	100.00%	100	
Auto, Default and User Defined Bins:			
bin <auto[1],auto[1],overflow high=""></auto[1],auto[1],overflow>	1704	1	Covered
bin <auto[1],auto[0],overflow high=""></auto[1],auto[0],overflow>	3941	1	Covered
Illegal and Ignore Bins:			
illegal bin wr and over	0		ZERO
Cross underflow cross	100.00%	100	Covered
covered/total bins:	2	2	
missing/total bins:	0	2	
% Hit:	100.00%	100	
Auto, Default and User Defined Bins:			
bin <auto[1],auto[1],underflow high=""></auto[1],auto[1],underflow>	140	1	Covered
bin <auto[0],auto[1],underflow high=""></auto[0],auto[1],underflow>	59	1	Covered
Illegal and Ignore Bins:			7500
illegal bin underflow and rd	9	400	ZERO
Cross wr ack cross	100.00%	100	Covered
covered/total bins:	2 0	2 2	
missing/total bins: % Hit:	100.00%	100	
Auto, Default and User Defined Bins:	100.00%	100	
bin <auto[1],auto[1],wr_ack_high></auto[1],auto[1],wr_ack_high>	2417	1	Covered
bin <auto[1],auto[0],wr ack="" high=""></auto[1],auto[0],wr>	5759	1	Covered
Illegal and Ignore Bins:	3733	-	Covercu
illegal bin wr and wr ack	0		ZERO
TTTCGOT, DTI W. DIID, W. DCK			Zeno
TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES	5: 1		

```
FIFO.sv(127)
FIFO.sv(128)
FIFO.sv(136)
FIFO.sv(136)
FIFO.sv(137)
FIFO.sv(137)
FIFO.sv(138)
FIFO.sv(147)
FIFO.sv(147)
FIFO.sv(147)
FIFO.sv(147)
FIFO.sv(156)
FIFO.sv(156)
FIFO.sv(157)
FIFO.sv(157)
FIFO.sv(157)
FIFO.sv(158)
/FIFO_top/dut/full_cover_1
                                                                         Verilog
                                                                                                                      7998 Covered
/FIFO_top/dut/empty_cover_1
/FIFO_top/dut/slmostfull_cover_1
                                                              FIFO
FIFO
                                                                         Verilog
                                                                                      SVA
                                                                                                                      1050 Covered
                                                                                                                      5182 Covered
                                                                         Verilog
                                                                                      SVA
/FIFO_top/dut/almostempty_cover_1
/FIFO_top/dut/full_cover_2
                                                              FIFO
                                                                         Verilog
                                                                                      SVA
                                                                                                                       896 Covered
                                                                         Verilog
                                                                                                                      12005 Covered
18953 Covered
                                                              FIFO
/FIFO_top/dut/empty_cover_2
/FIFO_top/dut/=lmostfull_cover_2
                                                              FIF0
                                                                         Verilog
                                                                                      SVA
                                                                        Verilog
Verilog
                                                                                      SVA
                                                                                                                      14821 Covered
19107 Covered
                                                              FIFO
/FIFO_top/dut/plmostempty_cover_2
/FIFO_top/dut/rd_count_cover
                                                              FIFO
                                                                                      SVA
                                                              FIFO
                                                                         Verilog
                                                                                      SVA
                                                                                                                      1650 Covered
                                                                                      SVA
                                                                                                                      5662 Covered
/FIFO top/dut/wr count cover
                                                              FIFO
                                                                         Verilog
/FIFO top/dut/rd wr count cover
                                                                         Verilog
Verilog
                                                              FIFO
                                                                                      SVA
                                                                                                                      2237 Covered
/FIFO top/dut/rd ptr cover
                                                               FIFO
                                                                                      SVA
                                                                                                                      5561 Covered
/FIFO_top/dut/wr_ptr_cover
/FIFO_top/dut/wr_ptr_cover
/FIFO_top/dut/=lmostfull_full_cover
/FIFO_top/dut/=lmostemotv_empty_cover
/FIFO_top/dut/rst_count_cover
                                                              FIFO
                                                                         Verilog
                                                                                      SVA
                                                                                                                      8036 Covered
                                                                                                                      2525 Covered
                                                                                      SVA
SVA
                                                              FIF0
                                                                         Verilog
                                                              FIFO
                                                                         Verilog
                                                                                                                         75 Covered
                                                                        Verilog
Verilog
                                                              FIFO
FIFO
                                                                                      SVA
                                                                                                                        385 Covered
/FIFO_top/dut/rst_rd_ptr_cover
/FIFO_top/dut/rst_wr_ptr_cover
/FIFO_top/dut/rst_full_cover
                                                                                      SVA
                                                                                                                       385 Covered
                                                              FIFO
                                                                        Verilog
Verilog
                                                                                      SVA
                                                                                                                        385 Covered
                                                              FIFO
                                                                                      SVA
                                                                                                                        385 Covered
/FIFO top/dut/rst empty cover
/FIFO top/dut/rst almostfull cover
/FIFO top/dut/rst almostempty cover
                                                              FIFO
                                                                         Verilog
                                                                                      SVA
                                                                                                                        385 Covered
                                                              FIF0
                                                                         Verilog
                                                                                      SVA
                                                                                                                        385 Covered
                                                                         Verilog
Verilog
                                                              FIFO
                                                                                     SVA
                                                                                                                        385 Covered
                                                              FIFO
FIFO
                                                                                     SVA
SVA
/FIFO top/dut/rst data out cover
                                                                                                                        385 Covered
                                                                        Verilog
Verilog
Verilog
                                                                                                                        385 Covered
/FIFO_top/dut/rst_overflow_cover
/FIFO top/dut/rst underflow cover
                                                              FIFO
                                                                                                                        385 Covered
                                                                                      SVA
/FIFO top/dut/rst wr ack cover
                                                              FIFO
                                                                                      SVA
                                                                                                                        385 Covered
TOTAL DIRECTIVE COVERAGE: 100.00% COVERS: 32
ASSERTION RESULTS:
                                                                          Failure
Name
                             File(Line)
                                                                                              Pass
                                                                           Count
                                                                                               Count
/FIFO_top/dut/overflow_assert_1
FIFO.sv(107)
/FIFO_top/dut/underflow_assert_1
FIFO.sv(108)
                                                                                    0
/FIFO_top/dut/wr_ack_assert_1
FIFO.sv(109)
                                                                                    8
/FIFO_top/dut/overflow_assert_2
FIFO.sv(114)
/FIFO_top/dut/underflow_assert_2
FIFO.sv(115)
                                                                                    0
/FIFO_top/dut/wr_ack_assert_2
FIFO.sv(116)
                                                                                    ø
/FIFO_top/dut/full_assert_1
FIFO.sv(123)
/FIFO_top/dut/empty_assert_1
                               FIF0.sv(124)
                                                                                    0
/FIFO_top/dut/almostfull_assert_1
FIFO.sv(125)
/FIFO_top/dut/almostempty_assert_
FIFO.sv(126)
                                                                                     8
/FIFO_top/dut/full_assert_2
                                FIF0.sv(132)
                                                                                     0
/FIFO_top/dut/empty_assert_2
                               FIFO.sv(133)
                                                                                     0
/FIFO_top/dut/almostfull_assert
                                FIFO.sv(134)
                                                                                     0
/FIFO_top/dut/almostempty_assert_
FIFO.sv(135)
                                                                                     0
/FIFO top/dut/rd count assert
                               FIF0.sv(144)
/FIFO_top/dut/wr_count_assert
FIFO.sv(145)
/FIFO_top/dut/rd_wr_count_assert
                               FIFO.sv(146)
                                                                                     ø
/FIFO top/dut/rd ptr assert
                               FIF0.sv(154)
/FIFO_top/dut/wr_ptr_assert
FIFO.sv(155)
/FIFO_top/dut/almostfull_full_assert
                                                                                     0
                               FIF0.sv(164)
/FIFO_top/dut/almostempty_empty_assert
                               FIF0.sv(167)
                                                                                     0
/FIFO top/dut/rst count assert
                               FIF0.sv(175)
                                                                                     0
/FIFO_top/dut/rst_rd_ptr_assert
FIFO.sv(176)
                                                                                     a
/FIFO top/dut/rst wr ptr asser
                               FIF0.sv(177)
                                                                                     а
/FIFO top/dut/rst full assert
                              FIFO.sv(178)
/FIFO top/dut/rst empty asser
FIFO.sv(179)
/FIFO top/dut/rst almostfull assert
                               FIF0.sv(180)
/FIFO top/dut/rst almostemoty assert
```

Name	File(Line)	Failure	Pass
		Count	Count
/FIFO_top/dut/ove	oflow assent 1		
71210, 2007 0027 002	FIFO.sv(107)	0	1
/FIFO_top/dut/und			
/FIFO_top/dut/wr_	FIFO.sv(108)	0	1
/ Late	FIFO.sv(109)	8	1
/FIFO_top/dut/ove			
/FIFO_top/dut/und	FIFO.sv(114)	0	1
/ Late Lab / Sat / Silo	FIFO.sv(115)	8	1
/FIFO_top/dut/wr_			
/FIFO_top/dut/ful	FIFO.sv(116)	0	1
//110_00/000/101	FIFO.sv(123)	9	1
/FIFO_top/dut/emp	ty_assert_1		
/ETEO + /d-+/-1-	FIFO.sv(124)	0	1
/FIFO_top/dut/=lm	FIFO.sv(125)	0	1
/FIFO_top/dut/alm			
	FIFO.sv(126)	9	1
/FIFO_top/dut/ful	1_assert_2 FIF0.sv(132)	9	1
/FIFO_top/dut/emp		· ·	•
	FIF0.sv(133)	0	1
/FIFO_top/dut/alm	ostfull_assert_2 FIFO.sv(134)	9	1
/FIFO_top/dut/alm			
	FIFO.sv(135)	0	1
/FIFO_top/dut/rd_			
/FIFO_top/dut/wr	FIFO.sv(144)	0	1
Title_copressions:	FIFO.sv(145)	0	1
/FIFO_top/dut/rd_	wr count assert		
/FIFO_top/dut/rd	FIFO.sv(146)	0	1
// LIO COD/ OUT/ PO	FIFO.sv(154)	0	1
/FIFO_top/dut/wr_	ptr_assert		
/ETEO A III A	FIFO.sv(155)	0	1
/riru_top/dut/alm	ostfull full assert FIFO.sv(164)	9	1
/FIFO_top/dut/alm	ostempty empty assert		•
	FIFO.sv(167)	0	1
/FIFO_top/dut/rst			
/FIFO_top/dut/rst	FIFO.sv(175) rd ptr assert	9	1
	FIFO.sv(176)	0	1
/FIFO_top/dut/rst		_	
/FIFO_top/dut/rst	FIFO.sv(177)	0	1
7-210-2007-0007-130	FIFO.sv(178)	0	1
/FIFO_top/dut/rst	empty assert		
/ETEO Anni / June / anni	FIFO.sv(179)	0	1
//iru_top/dut/rst	almostfull assert FIFO.sv(180)	0	1
/FIFO_top/dut/rst	almostempty assert		
/ETEO	FIF0.sv(181)	0	1
/FIFO_top/dut/rst	data out assert FIFO.sv(182)	9	1
/FIFO_top/dut/rst			•
	FIFO.sv(183)	0	1
/FIFO_top/dut/rst	underflow assert FIFO.sv(184)	9	1
/FIFO_top/dut/rst			
	FIFO.sv(185)	0	1
/FIFO_top/tb/#ubl	k#182146786#17/immed18		
	FIFO_tb.sv(18)	8	1

