FIFO after fixing the following Bugs:

- **1. bug detected :** Reset should makes only these seq outputs(overflow, under flow, wr ack).
- **2. bug detected :** output (underflow), It must be sequential not combinational output.
- 3. bug detected : output(almostfull), It must = 1 ,if count = FIFO_DEPTH 1 , not FIFO_DEPTH 2.
- **4. bug detected :** the third always block should contain case of (1,1) to ensure that note """If a read and write enables were high and the FIFO was empty, only writing will take place and vice verse if the FIFO was full."""

```
module FIFO(FIFO interface.DUT fifo if);
    logic [fifo_if.FIFO_WIDTH-1:0] data_in;
   logic clk, rst_n, wr_en, rd_en;
   logic [fifo_if.FIFO_WIDTH-1:0] data_out;
   logic wr_ack, overflow, full, empty, almostfull, almostempty, underflow;
                      = fifo_if.clk;
   assign clk
   assign rst_n
                       = fifo_if.rst_n;
                       = fifo_if.wr_en;
= fifo_if.rd_en;
   assign wr_en
   assign rd en
                       = fifo_if.data_in;
    assign data_in
                       = fifo if.data out;
    assign data out
                       = fifo_if.wr_ack;
   assign wr_ack
   assign overflow
                       = fifo if.overflow;
   assign full
                       = fifo_if.full;
                       = fifo_if.empty;
   assign empty
   assign almostfull = fifo_if.almostfull;
   assign almostempty = fifo_if.almostempty;
   assign underflow = fifo_if.underflow;
   reg [fifo_if.FIFO_WIDTH-1 :0] mem [fifo_if.FIFO_DEPTH-1:0];
   reg [fifo_if.max_fifo_addr-1 :0] wr_ptr, rd_ptr;
   reg [fifo_if.max_fifo_addr :0] count;
    always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin /////write operation///////
        if (!fifo_if.rst_n) begin
           wr_ptr <= 0;
fifo_if.wr_ack <= 0;
           wr ptr
            fifo if.overflow <= 0;
        else if (fifo_if.wr_en && count < fifo_if.FIFO_DEPTH) begin
                            <= fifo_if.data_in;</pre>
            mem[wr_ptr]
            fifo_if.wr_ack
            wr_ptr
                             <= wr_ptr + 1;
            fifo_if.overflow <= 0;</pre>
        end
        else begin
            fifo if.wr ack <= 0;
            if (fifo_if.wr_en && fifo_if.full)
                fifo_if.overflow <= 1;</pre>
                fifo if.overflow <= 0;
   always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin /////read operation/////
        if (!fifo_if.rst_n) begin
            rd_ptr
            fifo_if.underflow <= 0;
            //fifo_if.data_out <= 0;
```

```
always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin /////read operation/////
if (!fifo_if.rst_n) begin
         rd ptr
         fifo if.underflow <= 0;
         //fifo_if.data_out <= 0;
     else if (fifo_if.rd_en && count != 0) begin
         fifo_if.data_out <= mem[rd_ptr];</pre>
         rd ptr
                             <= rd_ptr + 1;
         fifo if.underflow <= 0;</pre>
     end
     else begin
         if (fifo_if.rd_en && fifo_if.empty)
              fifo if.underflow <= 1;
              fifo_if.underflow <= 0;
     end
always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin
     if (!fifo_if.rst_n) begin
         count <= 0;
     else begin
                   ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b10) && !fifo_if.full)
                   count <= count + 1;</pre>
         else if ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b01) && !fifo_if.empty)
                   count <= count - 1;</pre>
         else if ({fifo_if.wr_en, fifo_if.rd_en} == 2'b11) begin
              if (fifo_if.full)
                   count <= count - 1;</pre>
              else if (fifo_if.empty)
                   count <= count + 1;</pre>
                   //count <= count;</pre>
         end
assign fifo_if.full = (count == fifo_if.FIFO_DEPTH) ? 1 : 0;
assign fifo_if.empty = (count == 0) ? 1 : 0;
assign fifo_if.almostfull = (count == fifo_if.FIFO_DEPTH-1) ? 1 : 0;
assign fifo_if.almostempty = (count == 1)
`ifdef SIM
```