
SYNCHRONOUS FIFO UVM VERIFICATION

Mark Amgad Saleh

Content:

- 1. **UVM Structure**
- 2. UVM Flow
- 3. Verification plan
- 4. Bug Report
- 5. Assertion File
- 6. <u>UVM Files</u>
- 7. Questa Sim Snippets
- 8. Reports

UVM_Structure:



UVM_FLOW:

1. Top-Level Test Module (DUT + UVM Environment)

The top module instantiates both the **Design Under Test (DUT)** and the **UVM Environment**. It connects the DUT's physical signals to virtual interfaces, which are used by the UVM testbench to interact with the DUT.

- **DUT Instantiation**: The DUT is instantiated within the top module. All the necessary ports are exposed for connections.
- Interface Definition: A SystemVerilog interface is used to bundle the DUT's signals (input, output, control, clock, reset, etc.) into a single structure. This interface simplifies connections and enables the UVM testbench to drive and monitor the DUT signals.
- Virtual Interface: A virtual interface is passed to the UVM environment to enable
 interaction with the DUT. The virtual interface acts as a bridge between the physical signals of
 the DUT and the UVM components, allowing drivers and monitors to access and control signals
 without directly connecting to the DUT's ports.

2. UVM Environment

The **UVM Environment** is the top-level container for all verification components, such as agents, sequencers, drivers, monitors, and scoreboards. It coordinates the stimulus generation, driving, monitoring, and checking.

- **Agent**: The agent encapsulates all components needed to interact with the DUT (driver, sequencer, monitor). It can be active (driving stimulus) or passive (monitoring only).
 - Active Agent: Contains a driver and sequencer to generate and apply stimulus to the DUT.
 - Passive Agent: Contains a monitor that passively observes the DUT's responses without driving it.
- Configuration: The environment receives configuration objects that specify parameters (e.g., clock frequency, reset polarity) for use across all UVM components. The configuration is set in the UVM build_phase.

3. Driving the Interface (Driver and Sequencer)

The task of driving the DUT is performed by the **UVM Driver** and **UVM Sequencer**. The sequencer generates a series of transactions (test stimuli), which are then applied to the DUT through the driver.

- Sequencer (Transaction Generator):
 - o The sequencer generates a sequence of transactions (uvm_sequence_item), which represents the stimulus or data to be applied to the DUT.
 - It can generate both random and directed stimuli, depending on the needs of the test case. The sequence items can be randomized with constraints to explore different functional corners of the design.

The sequencer passes these transactions to the driver via the uvm_driver-uvm sequencer handshake mechanism.

• Driver (Signal Driver):

- The driver receives the transaction from the sequencer and converts it into physical signal activity on the DUT interface.
- The driver operates in cycles, waiting for new transactions from the sequencer, translating them into actual stimulus (signal toggles), and driving the DUT through the virtual interface.
- The driver continuously monitors the state of the DUT (e.g., clock and ready signals) and synchronizes the stimulus application accordingly.

4. Monitoring the DUT (Monitor)

The **UVM Monitor** passively observes the signals on the DUT interface and captures the response for later checking and coverage collection. Unlike the driver, the monitor does not interact with the DUT directly (it does not drive signals); instead, it records the signal values as they change during the test.

- **Passive Observation**: The monitor is connected to the DUT signals through the same virtual interface as the driver. It continuously samples the DUT outputs and records the behavior.
- Transaction Reconstruction: The monitor collects data from the DUT and reconstructs the transactions as they appear at the output. This reconstructed transaction is then sent to other UVM components, such as the scoreboard.
- **Coverage Collection**: Functional coverage is often collected within the monitor. Coverage points and bins are defined to ensure that the test explores all intended functionalities. Monitors track the coverage of events, state transitions, or specific combinations of input/output values.

5. Analyzing the Output (Scoreboard and Checkers)

The **UVM Scoreboard** is responsible for comparing the DUT's actual output to the expected output. It determines whether the DUT behavior matches the design specification.

- **Expected Results Generation**: The scoreboard receives expected transaction data, which can be generated by:
 - A reference model (golden model) that simulates the ideal behavior of the DUT.
 - o Direct comparison based on known inputs and expected outputs for directed tests.
- **Result Comparison**: The scoreboard compares the actual output captured by the monitor with the expected results. It flags any mismatches as errors.
 - o If the actual transaction matches the expected transaction, the test continues.
 - o If there is a mismatch, the scoreboard logs an error, providing detailed information about the discrepancy (e.g., values, cycle, location).
- **Self-Checking Mechanism**: The scoreboard can automatically check the correctness of each transaction. Any differences between expected and actual results trigger an error report, which can halt the test or continue depending on the severity.

6. Coverage and Reporting

In addition to functional checks, coverage metrics are collected throughout the test.

- **Functional Coverage**: Defined using covergroups, functional coverage tracks which features of the DUT were exercised during testing. These covergroups are placed in the monitor or scoreboard and track coverage of events like valid transactions, protocol violations, and corner cases.
- **Code Coverage**: Tool-based code coverage analyzes which lines, conditions, branches, and states in the RTL code were exercised by the test. This coverage data is merged and reported at the end of the test.
- **Report Phase**: After the simulation run completes, UVM generates a detailed report, summarizing errors, functional coverage, and code coverage. The user can analyze the coverage reports and logs to determine if the verification goals have been met.

Verification Plan:

Steps of verification:

- assert reset seq item.
- Write only sequence item and make the FIFO full.
- Read only sequence item and make the FIFO empty.
- •apply write and read seq item .
- assert reset seq item .

The state of the s				
Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
FIFO_1	Empty should not be HIGH if write enable is HIGH	Randomizati on on wr_en under constraint that write occurs more than read	Included as cross cover for wr_en and empty	Output checked with assertion and scoreboard check data function
FIFO_2	Full should not be HIGH if read enable is HIGH	Randomizati on on rd_en under constraint that write occurs more than read	Included as cross cover for rd_en and full	Output checked with assertion and scoreboard check data function
FIFO_3	Overflow should not be HIGH if write enable is LOW	Randomizati on on wr_en under constraint that write occurs more than read	Included as cross cover for wr_en and overflow	Output checked with assertion and scoreboard check data function
FIFO_4	Underflow should not be HIGH if read enable is LOW	Randomizati on on rd_en under constraint that write occurs more than read	Included as cross cover for rd_en and underflow	Output checked with assertion and scoreboard check data function
FIFO_5	Write ack should not be HIGH if write enable is LOW	Randomizati on on wr_en under constraint that write occurs more than read	Included as cross cover for wr_en and wr_ack	Output checked with assertion and scoreboard check data function

	In case of both read enable and write enable are HIGH and the FIFO is full, then only read	Randomizati on on wr_en and rd_en under constraint that write occurs more	Included as cross cover for wr_en and rd_en and all the	Output checked with assertion and scoreboard check data
FIFO_6	occurs	than read	output flags	function
FIFO_7	In case of both read enable and write enable are HIGH and the FIFO is empty, then only write occurs	Randomizati on on wr_en and rd_en under constraint that write occurs more than read	Included as cross cover for wr_en and rd_en and all the output flags	Output checked with assertion and scoreboard check data function
FIFO_8	In case of both read enable and write enable are HIGH and the FIFO is not full or empty, then both write and read occur	Randomizati on on wr_en and rd_en under constraint that write occurs more than read	Included as cross cover for wr_en and rd_en and all the output flags	Output checked with assertion and scoreboard check data function
FIFO_9	data_out, at start is invalid due to initial state	Randomizati on on rst_n under constraint that reset is deasserted most of the time	Not included	Output checked with assertion and scoreboard check data function
FIFO_10	If the reset is asserted, we will be at the initial state	Randomizati on on rst_n under constraint that reset is deasserted most of the time	Not included	Output checked with assertion and scoreboard check data function

Bug Report:

FIFO after fixing the following Bugs:

- **1. bug detected :** Reset should makes only these seq outputs(overflow, under flow, wr_ack).
- **2. bug detected :** output (underflow), It must be sequential not combinational output.
- 3. bug detected: output(almostfull), It must = 1, if count = FIFO_DEPTH 1, not FIFO_DEPTH 2.
- **4. bug detected :** the third always block should contain case of (1,1) to ensure that note """If a read and write enables were high and the FIFO was empty, only writing will take place and vice verse if the FIFO was full."""

Assertion table:

Feature	Assertion					
Overflow is	`overflow_assert_1: assert property (@(posedge clk)					
asserted when count == FIFO_DEPTH and wr_en is HIGH	disable iff(!rst_n) ((count == FIFO_DEPTH) && wr_en)	Almost empty is asserted when count == 1	'almostempty_assert rt_1: assert property (@(posedge clk) (count == 1)			
Underflow is asserted when count == 0 and rd_en is HIGH	'underflow_assert_ 1: assert property (@(posedge clk) disable iff(!rst_n) ((count == 0) && rd_en)	Full is not asserted when count != FIFO_DEPTH	`full_assert_2: assert property (@(posedge clk) (count != FIFO_DEPTH)			
Write ack is asserted when	`wr_ack_assert_1: assert property (@(posedge clk) disable iff(!rst_n)	Empty is not asserted when count != 0	'empty_assert_2: assert property (@(posedge clk) (count != 0)			
count != FIFO_DEPTH and wr_en is HIGH	((count != FIFO_DEPTH) && wr_en) 'overflow assert 2:	Almost full is not asserted when count !=	`almostfull_assert_ 2: assert property (@(posedge clk) (count!=			
Overflow is not	assert property (@(posedge clk)	FIFO_DEPTH - 1	FIFO_DEPTH-1)			
asserted when count != FIFO_DEPTH and wr_en is HIGH	disable iff(!rst_n) ((count != FIFO_DEPTH) && wr_en)	Almost empty is not asserted when count != 1	'almostempty_asse' rt_2: assert property (@(posedge clk) (count != 1)			
Underflow is not asserted when count != 0 and rd_en is HIGH	'underflow_assert_ 2: assert property (@(posedge clk) disable iff(!rst_n) ((count != 0) && rd_en)	count decrements when rd_en is HIGH, wr_en is LOW, and count != 0	'rd_count_assert: assert property (@(posedge clk) disable iff(!rst_n) (rd_en && !wr_en && count != 0)		'rd_wr_count_asser t: assert property	
Write ack is not asserted when count == FIFO_DEPTH and	`wr_ack_assert_2: assert property (@(posedge clk) disable iff(!rst_n) ((count == FIFO_DEPTH) &&	count increments when wr_en is HIGH, rd_en is LOW, and count !=	`wr_count_assert: assert property (@(posedge clk) disable iff(!rst_n) (!rd_en && wr_en && count !=	count remains the same when both rd_en and wr_en are HIGH	(@(posedge clk) disable iff(!rst_n) (rd_en && wr_en && count != 0 && count != FIFO_DEPTH)	
wr_en is HIGH	wr_en)	FIFO_DEPTH	FIFO_DEPTH)		`rd_ptr_assert:	
Full is asserted when count == FIFO_DEPTH	`full_assert_1: assert property (@(posedge clk) (count == FIFO_DEPTH)	count remains the	'rd_wr_count_asse t: assert property (@(posedge clk) disable iff(!rst_n) (rd_en && wr_en	Read pointer increments when rd_en is HIGH and count != 0	assert property (@(posedge clk) disable iff(!rst_n) (rd_en && count != 0)	
Empty is asserted when count == 0	'empty_assert_1: assert property (@(posedge clk) (count == 0)	same when both rd_en and wr_en are HIGH	&& count != 0 && count != FIFO_DEPTH) 'rd_ptr_assert:	Write pointer increments when wr_en is HIGH and	`wr_ptr_assert: assert property (@(posedge clk) disable iff(!rst_n)	
Almost full is asserted when	`almostfull_assert_ 1: assert property (@(posedge clk)	Read pointer increments when rd_en is HIGH and count != 0		assert property (@(posedge clk) disable iff(!rst_n)	count != FIFO_DEPTH Reset assertions for	(wr_en && count != FIFO_DEPTH)
count == FIFO_DEPTH - 1	(@(poseage cik) (count == FIFO_DEPTH-1)		(rd_en && count != 0)	count, pointers, and flags	always comb block	

Shared package:

```
package shared_pkg;
  parameter FIFO_WIDTH = 16;
  parameter FIFO_DEPTH = 8;
  parameter max_fifo_addr = $clog2(FIFO_DEPTH);
endpackage
```

Design:

```
mport shared_pkg::*;
odule FIFO(clk, rst_n, wr_en, rd_en, data_in, data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow);
   input [FIFO_WIDTH-1:0] data_in;
  input clk, rst n, wr en, rd en;
output reg [FIFO_WIDTH-1:0] data_out;
output full, empty, almostfull, almostempty;
output reg overflow , underflow , wr_ack;
  reg [FIFO_WIDTH    -1 :0] mem [FIFO_DEPTH - 1:0];
reg [max_fifo_addr    -1 :0] wr_ptr , rd_ptr;
reg [max_fifo_addr     :0] count;
         ays @(posedge clk or negedge rst_n) begin ////write operation/////
if (!rst_n) begin
  wr_ptr <= 0;
  wr_ack <= 0;
  overflow <= 0;</pre>
          end
else if (wr_en && count < FIFO_DEPTH) begin
                mem[wr_ptr] <= data_in;
wr_ack <= 1;
wr_ptr <= wr_ptr + 1;
overflow <= 0;
                 wr_ack <= 0;
if (wr_en && full)
                overflow <= 1;
                 overflow <= 0;
              @(posedge (!rst_n) be
                          dge clk or negedge rst_n) begin /////read operation//////
                (!rst_n) begin
rd_ptr <= 0;
underflow <= 0;
//data_out <= 0;</pre>
          end else if (rd_en && count != 0) begin data_out <= mem[rd_ptr]; rd_ptr <= rd_ptr + 1; underflow <= 0;
                 if (rd_en && empty)
   underflow <= 1;</pre>
                       underflow <= 0;
   always @(posedge clk or negedge rst_n) begin
```

Interface:

```
import shared_pkg::*;
interface FIFO_interface(clk);
input clk;
Logic [FIFO_WIDTH - 1:0] data_in;
Logic rst_n, wr_en, rd_en;
Logic [FIFO_WIDTH - 1:0] data_out;
Logic wr_ack, overflow, full, empty, almostfull, almostempty, underflow;
endinterface
```

Config:

```
package fifo_config_pkg;
import uvm_pkg::*;
include "uvm_macros.svh"
class fifo_config extends uvm_object;
     `uvm_object_utils(fifo_config)
     virtual FIFO_interface fifo_vif;
     function new(string name = "fifo_config");
          super.new(name);
endclass
endpackage
```

Top:

```
import uvm_pkg::*;
`include "uvm_macros.svh"
 import fifo_test_pkg::*;
import shared_pkg::*;
nodule top();
     bit clk;
     initial begin
  clk = 0;
                 #1 clk =~clk;
     FIFO_interface fifo_if(clk);
     FIFO DUT(
           fifo_if.clk,
fifo_if.rst_n,
fifo_if.wr_en,
            fifo_if.rd_en,
           fifo_if.data_in,
fifo_if.data_out,
fifo_if.wr_ack,
            fifo_if.overflow,
           fifo_if.full,
fifo_if.empty,
fifo_if.almostfull,
            fifo_if.almostempty,
            fifo_if.underflow);
     bind FIFO assertions SVA(
            fifo_if.clk,
           fifo_if.rst_n,
fifo_if.wr_en,
fifo_if.rd_en,
            fifo_if.data_in,
           fifo_if.data_out,
fifo_if.wr_ack,
fifo_if.overflow,
fifo_if.full,
            fifo_if.empty,
           fifo_if.almostfull,
fifo_if.almostempty,
           fifo if.underflow,
           DUT.wr_ptr,
           DUT.rd_ptr,
           DUT.count);
           uvm_config_db#(virtual FIFO_interface)::set(null, "uvm_test_top", "FIFO_IF", fifo_if);
run_test("fifo_test");
endmodule
```

Test:

```
ge fifo_test_pkg;
       fifo_env_pkg::
       fifo_config_pkg::*;
       fifo_reset_sequence_pkg::*;
       fifo_read_sequence_pkg::*;
       fifo_write_sequence_pkg::*;
       fifo_read_write_sequence_pkg::*;
       uvm_pkg::*;
include "uvm_macros.svh"
   class fifo_test ex
                                  uvm test:
        `uvm_component_utils(fifo_test)
        fifo_env env;
        fifo_reset_sequence reset_sequence;
         fifo_write_sequence write_sequence;
         fifo_read_sequence read_sequence;
         fifo_read_write_sequence read_write_sequence;
        function new(string name = "fifo_test", uvm_component parent = null);
    super.new(name,parent);
endfunction
         function void build_phase(uvm_phase phase);
    super.build phase(phase);
                   r.build_phase(phase);
                                         =fifo_env::type_id::create("env",this);
=fifo_reset_sequence::type_id::create("reset_sequence");
              env
              reset_sequence
                                        =fifo_write_sequence::type_id::create("write_sequence");
=fifo_read_sequence::type_id::create("read_sequence");
              write_sequence
              read sequence
              read_write_sequence = fifo_read_write_sequence::type_id::create("read_write_sequence");
              uvm_config_db#(fifo_config)::set(this, "*", "VIF", fifo_cfg);
            sk run_phase(uvm_phase phase);
                    r.run phase(phase);
              phase.raise_objection(this);
              `uvm_info("run_phase", "Reset Asserted", UVM_LOW);
reset_sequence.start(env.agt.sqr);
              `uvm_info("run_phase", "Reset De-asserted", UVM_LOW);
`uvm_info("run_phase", "write_sequence starts", UVM_LOW);
write_sequence.start(env.agt.sqr);
              `uvm_info("run_phase", "write_sequence ends", UVM_LOW);
`uvm_info("run_phase", "read_sequence starts", UVM_LOW);
              read_sequence.start(env.agt.sqr);
              `uvm_info("run_phase", "read_sequence ends", UVM_LOW);
`uvm_info("run_phase", "read_write_sequence starts", UVM_LOW);
              read_write_sequence.start(env.agt.sqr);
`uvm_info("run_phase", "read_write_sequence ends", UVM_LOW);
`uvm_info("run_phase", "Reset Asserted", UVM_LOW);
              reset_sequence.start(env.agt.sqr);
`uvm_info("run_phase", "Reset De-asserted", UVM_LOW);
phase.drop_objection(this);
```

Reset Sequence:

```
package fifo_reset_sequence_pkg;
import fifo_sequence_item_pkg::*;
import shared phase*;
import shared_pkg::*;
import uvm_pkg::*;
`include "uvm_macros.svh"
    class fifo_reset_sequence extends uvm_sequence #(fifo_sequence_item);
         `uvm_object_utils(fifo_reset_sequence);
         fifo_sequence_item seq_item;
         function new( string name = "fifo_reset_sequence");
              super.new(name);
         task body();
              seq_item = fifo_sequence_item::type_id::create("seq_item");
              start_item(seq_item);
                   seq_item.rst_n = 0;
seq_item.rd_en = 0;
                   seq_item.wr_en = 0;
                   seq item.data in = 0;
              finish_item(seq_item);
```

Write Sequence:

Read Sequence:

Read Write Sequence:

Environment:

```
package fifo_env_pkg;
import fifo_agent_pkg::*;
import fifo_scoreboard_pkg::*;
import fifo_coverage_pkg::*;
import uvm_pkg::*;
include "uvm_macros.svh"
    class fifo_env extends uvm_env;
             `uvm_component_utils(fifo_env)
            fifo_agent agt;
             fifo_scoreboard sb;
             fifo_coverage cov;
             function new(string name = "fifo_env" , uvm_component parent = null);
             super.new(name , parent);
endfunction
             function void build_phase(uvm_phase phase);
                   super.build_phase(phase);
agt = fifo_agent::type_id::create("agt",this);
sb = fifo_scoreboard::type_id::create("sb",this);
cov = fifo_coverage::type_id::create("cov",this);
             function void connect_phase(uvm_phase phase);
                   agt.agt_port.connect(sb.sb_export);
                   agt.agt_port.connect(cov.cov_export);
```

Sequence Item:

```
package fifo_sequence_item_pkg;
import shared_pkg;;
import shared_pkg;;
class fifo_sequence_item_pkg;
class fifo_sequence_item extends www_sequence_item;
www_object_utils(fifo_sequence_item);

parameter_FIFO_MDTH = 16;
paramet
```

Agent:

```
ackage fifo_agent_pkg;
mport fifo_sequencer_pkg::*;
   ort fifo_config_pkg::*;
ort fifo_driver_pkg::*;
    rt fifo_monitor_pkg::*;
     t fifo_sequence_item_pkg::*;
  ort uvm_pkg::*;
include "uvm_macros.svh"
    class fifo_agent extends uvm_agent;
         `uvm_component_utils(fifo_agent)
         fifo_sequencer sqr;
         fifo_driver drv;
         fifo_monitor mon;
         fifo_config fifo_cfg;
         uvm analysis_port #(fifo_sequence_item) agt_port;
         function new(string name = "fifo_agent" , uvm_component parent = null);
              super.new(name , parent);
         function void build_phase(uvm_phase phase);
                    er.build_phase(phase);
              if(!uvm_config_db#(fifo_config)::get(this, "", "VIF", fifo_cfg))
  `uvm_fatal("build_phase", "unable to get the configuration object");
              sqr = fifo_sequencer::type_id::create("sqr",this);
drv = fifo_driver::type_id::create("drv",this);
mon = fifo_monitor::type_id::create("mon",this);
agt_port = new("agt_port", this);
         function void connect_phase(uvm_phase phase);
              drv.fifo_vif = fifo_cfg.fifo_vif;
mon.fifo_vif = fifo_cfg.fifo_vif;
              drv.seq_item_port.connect(sqr.seq_item_export);
              mon.mon_ap.connect(agt_port);
```

Sequencer:

Driver:

```
package fifo_driver_pkg;
import fifo_sequence_item_pkg::*;
import shared_pkg::*;
import uvm_pkg::*;
virtual FIFO_interface fifo_vif;
         fifo_sequence_item stim_seq_item;
         function new (string name = "fifo_driver" , uvm_component parent = null);
         super.new(name,parent); endfunction
         task run_phase(uvm_phase phase);
             super.run_phase(phase);
forever begin
                  stim_seq_item = fifo_sequence_item::type_id::create("stim_seq_item");
                  seq_item_port.get_next_item(stim_seq_item);
                  fifo_vif.rst_n = stim_seq_item.rst_n;
fifo_vif.rd_en = stim_seq_item.rd_en;
                  fifo_vif.wr_en = stim_seq_item.wr_en;
fifo_vif.data_in = stim_seq_item.data_in;
                  @(negedge fifo_vif.clk);
                  seq_item_port.item_done();
```

Monitor:

```
ackage fifo_monitor_pkg;
mport fifo_sequence_item_pkg::*;
mport shared_pkg::*;
mport uvm_pkg::*;
include "uvm_macros.svh"
   class fifo monitor extends uvm monitor;
        `uvm_component_utils(fifo_monitor)
        virtual FIFO_interface fifo_vif;
        fifo_sequence_item rsp_seq_item;
        uvm_analysis_port #(fifo_sequence_item) mon_ap;
        function new (string name = "fifo_monitor" , uvm_component parent = null);
        super.new(name,parent);
endfunction
        function void build_phase(uvm_phase phase);
             super.build_phase(phase);
            mon_ap = new("mon_ap",this);
        task run_phase(uvm_phase phase);
             super.run_phase(phase);
                 rsp_seq_item = fifo_sequence_item::type_id::create("rsp_seq_item");
                 @(negedge fifo_vif.clk);
                 rsp_seq_item.data_out
                                                = fifo_vif.data_out;
                 rsp_seq_item.wr_ack
                                                = fifo_vif.wr_ack;
                 rsp seq item.overflow
                                                = fifo vif.overflow;
                 rsp_seq_item.full
                                                = fifo_vif.full;
                 rsp_seq_item.empty
                                                = fifo_vif.empty;
                 rsp_seq_item.almostfull = fifo_vif.almostfull;
rsp_seq_item.almostempty = fifo_vif.almostempty;
rsp_seq_item.underflow = fifo_vif.underflow;
                 rsp_seq_item.rst_n
                                                = fifo_vif.rst_n;
                 rsp_seq_item.wr_en
rsp_seq_item.rd_en
                                                = fifo_vif.wr_en;
= fifo_vif.rd_en;
                 rsp_seq_item.data_in
                                                  fifo_vif.data_in;
                 mon ap.write(rsp seq item);
                  `uvm_info("run_phase",rsp_seq_item.convert2string(),UVM_HIGH)
```

Scoreboard:

```
package fifo_scoreboard_pkg;
includes_package_stee_bkg;
includes_package_stee_bkg;
inport fifo_scoreboard extends wwm_scoreboard;

'vmm_component_utils(fifo_scoreboard)

'vmm
```

```
function void reference_model(fifo_sequence_item F_rm);
     if (!F_rm.rst_n) begin
          queue.delete();
          underflow_ref=0; overflow_ref=0;
          wr_ack_ref=0;
    else if ( {F_rm.wr_en,F_rm.rd_en} == 2'b10 && queue.size() != FIFO_DEPTH ) begin
               queue.push_back(F_rm.data_in);
               wr_ack_ref=1;
          else if ( {F_rm.wr_en,F_rm.rd_en} == 2'b11 ) begin
  if (queue.size() == FIFO_DEPTH) begin
                     data_out_ref=queue.pop_front();
                    wr_ack_ref=0;
               end else if (queue.size() == 0) begin
                    queue.push_back(F_rm.data_in);
                    wr_ack_ref=1;
                    queue.push_back(F_rm.data_in);
                     wr_ack_ref=1;
                    data_out_ref=queue.pop_front();
                wr_ack_ref=0;
    underflow_ref = (!F_rm.rst_n)? 0:(empty_ref && F_rm.rd_en)? 1 : 0;
overflow_ref = (!F_rm.rst_n)? 0:(full_ref && F_rm.wr_en)? 1 : 0;
full_ref = (queue.size() == FIFO_DEPTH)? 1 : 0;
empty_ref = (queue.size() == 0)? 1 : 0;
almostfull_ref = (queue.size() == FIFO_DEPTH-1)? 1 : 0;
almostempty_ref = (queue.size() == 1)? 1 : 0;
```

Coverage Collector:

```
package fifo coverage pkg;
input should pkg pc;
input should pkg pc;
input should pkg pc;
include "nem pacros.sh"

Lass fifo coverage attents um component;
include "nem pacros.sh"

Lass fifo coverage attents um component;
in component utilitifie (coverage)

um component utilitifie (coverage)

um component utilitifie (coverage)

um component utilitifie (coverage)

to um component un component;
in component un component;
in coverage attent um component;
in coverage pkg;
in coverage p
```

```
wr_ack_cross:cross wr_en_cp , rd_en_cp , wr_ack_cp {
   illegal_bins wr_and_wr_ack = binsof(wr_en_cp)intersect {0} && binsof(wr_ack)
function new(string name = "fifo_coverage", uvm_component parent = null);
    super.new(name, parent);
    read_write_cg = new();
function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    cov_export = new("cov_export", this);
cov_fifo = new("cov_fifo", this);
function void connect_phase(uvm_phase phase);
    super.connect_phase(phase);
    cov_export.connect(cov_fifo.analysis_export);
task run_phase(uvm_phase phase);
    super.run_phase(phase);
         cov_fifo.get(cov_seq_item);
         read_write_cg.sample();
```

Assertions:

```
| Source | Search | S
```

```
//sunctions on pointers
rd_pin_assert property (closedge cik) disable iff(irst,n) (rd_en & count-iff) DEPTH)
//sunctions on pointers
rd_pin_assert property (closedge cik) disable iff(irst,n) (rd_en & count-iff) DEPTH)
//sunctions on pointers
rd_pin_assert property (closedge cik) disable iff(irst,n) (rd_en & count-iff) DEPTH)
//sunctions on pointers
rd_pin_assert property (closedge cik) disable iff(irst,n) (rd_en & count-iff) DEPTH)
//sunctions on pointers
rd_pin_assert property (closedge cik) disable iff(irst,n) (rd_en & count-iff) DEPTH)
//sunctions on pointers
rd_pin_assert property (closedge cik) disable iff(irst,n) (rd_en & count-iff) DEPTH)
//sunctions on pointers
rd_pin_assert property (closedge cik) disable iff(irst,n) (rd_en & count-iff) DEPTH)
//sunctions on pointers
rd_pin_assert property (closedge cik) disable iff(irst,n) (rd_en & count-iff) DEPTH)
//sunctions on pointers
rd_pin_assert property (closedge cik) disable iff(irst,n) (rd_en & count-iff) DEPTH)
//sunctions on pointers
rd_pin_assert property (closedge cik) disable iff(irst,n) (rd_en & count-iff) DEPTH)
//sunctions on pointers
rd_pin_assert property (closedge cik) disable iff(irst,n) (almostfoull & w_en & ird_en & ird_en) | > full);
//sunctions on pointers
rd_pin_assert property (closedge cik) disable iff(irst,n) (almostfoull & w_en & ird_en & ird_en) | > full);
//sunctions on pointers
rd_pin_assert property (closedge cik) disable iff(irst,n) (almostfoull & w_en & ird_en & ird_en) | > full);
//sunctions on pointers
rd_pin_assert property (closedge cik) disable iff(irst,n) (almostfoull & w_en & ird_en & ird_en
```


Source Files:

```
shared_pkg.sv
interface.sv
FIFO.sv
assertions.sv
sequence item.sv
sequencer.sv
reset_sequence.sv
read_sequence.sv
write_sequence.sv
read_write_sequence.sv
config.sv
driver.sv
monitor.sv
agent.sv
coverage.sv
scoreboard.sv
env.sv
test.sv.
top.sv
```

Do File:


```
vlib work
vlog -f src_files.list +cover -covercells
vsim -voptargs=+acc work.top -cover
add wave /top/fifo_if/*
coverage save top.ucdb -onexit
run -all
```

Write Only:




 $\mathsf{Mark}\,\mathsf{Amgad}$

Read Only:




After that: all is read write




UVM report summary:




Cover Directives & Assertions:





Covergroup:



Function Coverage report:

```
=== Instance: /top/DUT/SVA
=== Design Unit: work.assertions
Directive Coverage:
                                31 31 0 100.00%
   Directives
=== Instance: /fifo_coverage_pkg
=== Design Unit: work.fifo_coverage_pkg
Covergroup Coverage:
      regroups 1 na Coverpoints/Crosses 16 na Covergroup Bins 29 29
   Covergroups
                                           na 100.00%
                                             0 100.00%
 === Instance: /fifo scoreboard pkg
 === Design Unit: work.fifo_scoreboard_pkg
Directive Coverage:
    Directives
                                      1 1 0 100.00%
              TTTCART NTH HT RHW HT ROY
TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 1
                                                                                  3022 Covered
```

TOTAL DIRECTIVE COVERAGE: 100.00% COVERS: 32

Total Coverage By Instance (filtered view): 100.00%

Fuction_cover_report.txt

Assertions report:

=== Instance: /top/DUT/SVA === Design Unit: work.assertions

Assertion Coverage:

Assertions 31 31 0 100.00%

0 1

Total Coverage By Instance (filtered view): 100.00%



Code Coverage report:

```
=== Instance: /top/DUT
=== Design Unit: work.FIFO
Branch Coverage:
   Enabled Coverage
                             Bins
                                      Hits
                                             Misses Coverage
                               27
                                       27
                                                 0 100.00%
   Branches
Branch Coverage for instance /top/DUT
                                              Source
 File FIFO.sv
                   Count coming in to IF
if (!rst_n) begin
else if (wr_en && count < FIFO_DEPTH) begin
                                      5116
                                      191
   20
                                      2054
                                                       else begin
                                      2871
Branch totals: 3 hits of 3 branches = 100.00%
        -----IF Branch-----
                                      2871
                                           Count coming in to IF
                                                             if (wc_en && full)
   28
                                      1415
                                                              else
Branch totals: 2 hits of 2 branches = 100.00%
                                            Count coming in to IF

if (!rst_n) begin

else if (rd_en && count != 0) begin

else begin
                                      1440
Branch totals: 3 hits of 3 branches = 100.00%
                                      2127
                                           Count coming in to IF
                                                             if (rd_en && empty)
   48
                                      50
   50
                                      2077
Branch totals: 2 hits of 2 branches = 100.00%
                                     4320 Count coming in to IF

191 if (!rst_n) begin
                                      4129
                                                       else begin
Branch totals: 2 hits of 2 branches = 100.00%
                                            Count coming in to IF
                                                              1436
                                       420
                                      1341
                                             All False Count
Branch totals: 4 hits of 4 branches = 100.00%
           -----IF Branch-----
                                             Count coming in to IF
                                       932
                                                                     if (full)
else if (emptv)
   69
                                       438
   71
                                       36
```

```
Toggle Coverage:
Enabled Coverage
                                  Bins
                                            Hits Misses Coverage
                                                    0 100.00%
                                            106
                                   106
    Toggles
Toggle Coverage for instance /top/DUT --
                                              Node
                                                      1H->0L
                                                                   0L->1H "Coverage"
                                                                                 100.00
100.00
100.00
100.00
100.00
100.00
                                       almostempty
                                        almostfull
                                              clk
                                    count[3-0]
data_in[0-15]
data_out[15-0]
                                                                                 100.00
100.00
                                             empty
full
                                          overflow
                                                                                 100.00
100.00
                                       rd en
rd ptr[2-0]
                                                                                 100.00
                                         rst n
underflow
                                                                                 100.00
                                                                                 100.00
100.00
                                       wr ack
wr en
wr ptr[2-0]
                                                                                 100.00
100.00
Total Node Count =
Toggled Node Count =
Untoggled Node Count =
                               53
53
                                0
                   = 100.00% (106 of 106 bins)
Toggle Coverage
=== Instance: /top
=== Design Unit: work.top
Statement Coverage:
    Enabled Coverage
                                  Bins
                                            Hits Misses Coverage
                                                       0 100.00%
    Statements
```

```
Statement Coverage:
Enabled Coverage
Bins Hits Misses Coverage
Statements
29 29 0 100.00%
```

```
81
81
81
                                                       2425
                                                                  Count coming in to IF
                                                                                             = (count == 0)
= (count == 0)
                                                                                                                              ? 1 : 0;
? 1 : 0;
                                                                      assign empty
                                                                      assign empty
Branch totals: 2 hits of 2 branches = 100.00%
    -----IF Branch-----
    82
82
82
                                                                  Count coming in to IF

assign almostfull = (count == FIFO_DEPTH-1) ? 1 : 0;
assign almostfull = (count == FIFO_DEPTH-1) ? 1 : 0;
                                                       2425
                                                       808
                                                      1617
Branch totals: 2 hits of 2 branches = 100.00%
                    ----IF Branch----
                                                                  Count coming in to IF

assign almostempty = (count == 1)
assign almostempty = (count == 1)
                                                       2425
    83
    83
83
                                                                                                                              ? 1 : 0;
? 1 : 0;
                                                       2289
Branch totals: 2 hits of 2 branches = 100.00%
Condition Coverage:
Enabled Coverage
                                          Bins Covered
                                                                 Misses Coverage
     Conditions
                                            20
                                                         18
                                                                            90.00%
```