
FLASH
SRAM
J1
RCBus_80PIN_68000
U3
SST39SF040
U4
SST39SF040
U6
AS6C4008-55PCN
U7
AS6C4008-55PCN
C3
100n
C4
100n
C6
100n
C7
100n
+5V
GND
WR_LO
WR_HI
CS_ROM
RD_LO
RD_HI
U2A
74LS139
U2B
74LS139
U8
74LS165
SolderJumper_3_Open
JP1
JP1 1–2 FOR 68008
JP1 2–3 FOR 68000
U9A
74LS32
U9B
74LS32
U9C
74LS32
C5
100n
U5
74LS138
74LS138DECODES 1M BLOCKS AS FOLLOWS
CS0: 0x000000..0x0FFFFF
CS1: 0x100000..0x1FFFFF
CS2: 0x200000..0x2FFFFF
CS3: 0x300000..0x3FFFFF
CS4: 0x400000..0x4FFFFF
CS5: 0x500000..0x5FFFFF
CS6: 0x600000..0x6FFFFF
CS7: 0x700000..0x7FFFFF
NOTE:
THE ROM AND RAM CHIP SELECTS CAN BE SUPPLIED FROM THE MC68302 PROCESSOR CS0 AND CS1 PINS – CALLED CS_ROM AND CS_RAM ON THE MC68302 SCHEMATIC.
IF USING THE MC68302 BOARD, THEN U1, U5, U8 AND U9 CAN BE OMITTED AND SET J2 3–5 AND 4–6. OTHERWISE SET J2 1–3 AND 2–4.
J2
Conn_02x03_Odd_Even
ONBOARD OR EXTRNAL CHIP SELECTS
AUTO ROM SWITCHING:
74LS165 Q7 IS HIGH AFTER RESET OVERRIDING A20, A21 & A22 FORCING THE 74LS138 OUTPUT O7 TO BE THE ONLY ACTIVE CHIP SELECT.
AFTER 4 AS, 74LS165 Q7 GOES LOW AND STAYS LOW TILL THE NEXT RESET. NORMAL ADDRESS DECODING USING A20, A21 & A22 OCCURS.
RAM IS NOW ACCESSIBLE AT 0x000000..0x0FFFFF
ROM IS NOW ACCESSIBLE AT 0x700000..0x7FFFFF
C1
100n
C2
100n
C8
100n
U1E
74LS125
U2C
74LS139
U9E
74LS32
74LS125
U1A
U1B
74LS32
U9D
74LS125
U1C
74LS125
U1D
Sheet: /
File: RC208-68000_BOOTROM_RAM_2.kicad_sch
Title: RC208 RCBus-68K BOOTROM / RAM Board
Size: A4
Date: 2026-08-21
KiCad E.D.A. 10.0.1
Rev: 1.1
Id: 1/1