


FLASH

74LS138 DECODES 1M BLOCKS AS FOLLOWS

CS0: 0x000000..0x0FFFFF CS3: 0x300000..0x3FFFFF
CS1: 0x100000..0x1FFFFF CS4: 0x400000..0x4FFFFF
CS2: 0x200000..0x2FFFFF CS5: 0x500000..0x5FFFFF






SRAM






NOTE:

THE CS_BANK0 AND CS_BANK1 SIGNALS CAN BE SUPPLIED FROM THE MC68302 PROCESSOR CS0 AND CS1 PINS - CALLED CS_ROM AND CS_RAM ON THE MC68302 SCHEMATIC.

IF USING THE MC68302 BOARD, THEN U1 AND U5 CAN BE OMITTED. INSTEAD, MAKE SOLDER JUMPERS JP1 & JP2 AND FIT THE BOOT ROMS INTO BANK 0 AND RAMS INTO BANK 1.



NOTE:
SOME OF THE ADDRESS PINS ON THE SRAM SOCKETS GO TO DIFFERENT ADDRESSES THAN NORMAL SO THAT A FLASH CHIP CAN BE INSERTED INTO THE SAME SOCKET.
SET THE JUMPERS ACCORDINGLY.



Sheet: /
File: RCI07-68000_ROM_RAM_1.kicad_sch

Title: RCBUS-68K ROM / RAM Board v2

Size: A4 Date: 2026-07-14
KiCad E.D.A. 10.0.1

Rev: 2
Id: 1/1