



**THE AMERICAN  
UNIVERSITY IN CAIRO**  
**الجامعة الأمريكية بالقاهرة**

School of Sciences and Engineering  
Department of Computer Science and  
Engineering  
Spring 2024

CSCE 231: Computer Architecture

**Project 01 Milestone 02: RISC-V FPGA  
Implementation and Testing**

**Dr. Cherif Salama**

**Submitted By:**

**Mohamed Sabry - 900211112**

**Mark Kyrollos - 900211436**

**Date: Oct 28, 2024**

# TABLE OF CONTENTS

1. Implementation Description:.....	3
2. Design Decisions and Assumptions:.....	4
3. Data Flow:.....	6
4. Simulation:.....	7
5. Conclusion:.....	11

# 1. Implementation Description:

The project is to design and implement a pipelined RISC-V processor (femtoRV32) that supports the RV32I instruction set, with specific modifications, and to test it on our Nexys A7 FPGA board. The implementation will be fully tested using a custom set of test cases covering all supported instructions and pipeline hazard scenarios. The implementation will focus on achieving a balanced design that incorporates pipeline stages, hazard handling, and a single memory model for both instructions and data. The project will use a three-stage pipeline architecture with each stage carefully organized to address both structural and data hazards. The project will be developed in Verilog, with the processor architecture, control unit, and memory components integrated to support the 42 instructions. This Verilog implementation will undergo synthesis and timing analysis on the Nexys A7 FPGA later on.

## 2. Design Decisions and Assumptions:

### 1. RV32I Base Instruction Set Support

The core instruction set includes 42 user-level instructions as per the RISC-V Volume 1 Unprivileged Specification. Certain instructions are adjusted:

- ECALL: Implemented as a halting instruction, effectively ending program execution by freezing the Program Counter (PC).

- EBREAK, PAUSE, FENCE, FENCE.TSO: Treated as No-Operation (NOP) instructions and will not affect our program execution.

## **Instruction Categories:**

- Arithmetic and Logical: ADD, SUB, XOR, OR, AND, and their variants with immediate operands

- Shift: SLL, SRL, and SRA

- Branch and Jump: BEQ, BNE, BLT, BGE, JAL, JALR

- Load/Store: LW, SW

- Miscellaneous Instructions: LUI, AUIPC

All instructions will be validated to ensure they behave according to the specification.

## **2. Pipeline Architecture**

- Pipeline Structure: The design requires a 3-stage pipeline with each stage taking 2 clock cycles:

- Stage 0 (IF/ID): Instruction Fetch on cycle C0, followed by Register Read (ID) on C1

- Stage 1 (EX/MEM): Execution on cycle C0, followed by Memory Access on C1.

- Stage 2 (WB): Write Back on cycle C0, with C1 being idle in this stage.

## **Verilog Modules**


As for our modules developed using Verilog programming language, we have developed numerous modules to support our complete pipelined RISC-V processor.

Here is a list of the module names:

1. ALUCU
2. ALUCU\_TB
3. CPU\_TB
4. CU
5. DataMem
6. defines
7. DFlipFlop
8. DM\_TB
9. Four\_Digit\_Seven\_Segment\_Driver\_Optimized
10. Full\_Adder
11. ImmGen
12. InstMem
13. mux\_2x1
14. mux\_4to1
15. mux\_8to1
16. mux\_8to1\_TB
17. nbit\_mux\_2x1
18. Nbit\_Regfile
19. nbit\_shiftleft1
20. Nbit\_ShiftRegister
21. prv32\_ALU
22. RCA\_8bit
23. Scy\_CPU
24. Scy\_CPU\_TopModule
25. ScyCPU\_TB
26. ScyTopmodule\_const


### 3. Data Flow

Here is our comprehensive block diagram of the single-cycle datapath that will be prepared to clarify data flow and control signals, with all wire, adders, and the other main components.





## 4. Simulation

To visualize our entire datapath, here are some screenshots of what our simulated datapath would look like taking into account all values of all components at every instance and every clock cycle.














## 5. Conclusion:

In conclusion, this project successfully demonstrates the design and implementation of a pipelined RISC-V processor on the Nexys A7 FPGA board, meeting the requirements of the RV32I instruction set. Through our Verilog design, we integrated all necessary components, including the ALU, control unit, memory, and hazard handling mechanisms, to ensure correct and efficient instruction execution. The three-stage pipeline architecture and effective CPI=2 strategy effectively manage structural hazards associated with single-port memory.