

Final Lab: Single Cycle CPU-LITE

Mark Natavio

May 22, 2022

CSC 34200/34300

Table of Contents

Objective	3
Description of Specifications and Functionality	3
Data Memory	7
Instruction Register (IR)	7
Instruction Memory	8
Register File (RF)	8
Program Counter (PC)	9
Adder	9
5-Bit 2-to-1 Multiplexer	11
32-Bit 2-to-1 Multiplexer	12
Sign Extender	13
Logical Bitwise Operation Unit	13
Add/Sub	14
Arithmetic Logic Unit (ALU)	15
CPU Controller Unit	16
CPU Components Package	18
Central Processing Unit (CPU)	20
Simulations	22
Conclusion	26

Objective

The objective for this lab is to build a single-cycle CPU using VHDL by combining elements from previous labs such as the BEQ, BNE, J Lab and the Arithmetic Logic Unit (ALU) lab. The CPU is meant to be capable of executing MIPS instructions in Table 1. Then we are to compare the CPU and MIPS on MARS with each other by adding 10 numbers together.

Description of Specifications and Functionality

For this lab we are to be able to execute the MIPS instructions as laid out in Table 1. As shown in the table, there are three main instruction formats in MIPS: R-Type, I-Type, and J-Type. This is important to point out as each instruction is represented by 32 bits and organized differently based on its type, which the CPU needs to break down accordingly.

<u>Name</u>	<u>Mnemonic</u>	<u>Format</u>	<u>Operation</u>
Add	add	R	$R[rd] = R[rs] + R[rt]$
Add Immediate	addi	I	$R[rt] = R[rs] + \text{SignExtImm}$
Add Imm. Unsigned	addiu	I	$R[rt] = R[rs] + \text{SignExtImm}$
Add Unsigned	addu	R	$R[rd] = R[rs] + R[rt]$
Subtract	sub	R	$R[rd] = R[rs] - R[rt]$
Subtract Unsigned	subu	R	$R[rd] = R[rs] - R[rt]$
AND	and	R	$R[rd] = R[rs] \& R[rt]$
AND Immediate	andi	I	$R[rt] = R[rs] \& \text{ZeroExtImm}$
NOR	nor	R	$R[rd] = \sim (R[rs] R[rt])$
OR Immediate	ori	I	$R[rt] = R[rs] \text{ZeroExtImm}$
Shift Left	sll	R	$R[rd] = R[rt] \ll \text{shamt}$
Shift Right	srl	R	$R[rd] = R[rt] \gg \text{shamt}$
Shift Right Arith	sra	R	$R[rd] = R[rt] \ggg \text{shamt}$
Store Word	sw	I	$M[R[rs] + \text{SignExtImm}] = R[rt]$
Load Word	lw	I	$R[rt] = M[R[rs] + \text{SignExtImm}]$
Branch on Equal	beq	I	If $R[rs] == R[rt]$: $PC = PC + 4 + [\text{SignExtImm}, 2b00]$
Branch on Not Equal	bne	I	If $R[rs] != R[rt]$: $PC = PC + 4$
Jump	j	J	$PC = PC + \text{JumpAddress} + 00$

Table 1. All MIPS instructions required

Instruction Types Breakdown

There are three main instruction formats in MIPS: R-Type, I-Type, and J-Type. Each of these is composed of different parts which indicate different values that correspond to a specific instruction. These parts are OPCode, RS Address, RT Address, RD Address, Shamt, Funct, and Immediate.

R-Type Instructions

R-Type instructions have the OPCode of 000000 and are differentiated by their funct value. The funct value is the last 6 bits of the 32-bits and they are displayed on Table 2. All R-Types (except for the shift instructions sll, srl, and sra) use registers. They are formatted as follows:

31	26	21	16	11	6	0
OPCode	RS Address	RT Address	RD Address	Shamt	Funct	
6 Bits	5 Bits	5 Bits	5 Bits	5 Bits	6 Bits	

Instruction	Funct Value
add	000000
addu	000001
sub	000010
subu	000011
and	000100
nor	000101
sll	000110
srl	000111
sra	001000

Table 2. All R-Type Instruction Funct Values


I-Type Instructions

I-Type instructions have an OPCode greater than 3. They all have a 16-bit immediate value that is sign extended to 32-bits (except for and, or, and xor). Each instruction is differentiated by their OPCode as displayed on Table 3. It is worth mentioning that the Branch instruction will multiply the immediate by 4 to get the offset value. They are formatted as follows:


31	26	21	16	0
OPCode	RS Address	RT Address	Immediate	
6 Bits	5 Bits	5 Bits	16 Bits	

J-Type Instructions

The jump J-Type instructions have an OPCode of 2 and 3. Since we are only using instruction J, the OPCode for this instruction will be 2. J-Type instructions are characterized by their OPCode and contain a 26 bit Immediate value which is the target instruction address. J-Type instructions are formatted as follows:



Since the Jump target address is 26 bits and an address is 32 bits, the Immediate value is shifted to the left by 2 bits and then the first 4 bits are the result of PC + 4. It looks as follows:



CPU Design Breakdown

Now that we know how the instructions are broken down, I began to design the CPU that I will be building. According to the lab instructions, the CPU design will require a CPU Controller Operation, Data Memory, Instruction memory, Dual Ported Register File, PC Register, Instruction Register, Arithmetic Logic Unit (ALU), Adders, 2-to-1 Multiplexers, and 16-to-32 bit extender. All of these components have been used in previous labs with the exception of the CPU Controller Operation.

CPU Controller

The CPU Controller organizes and controls the data paths for each instruction by managing control signals (i.e. RegWr, RegDst, ExtOp, ALUSrc, ALUCtr, MemWr, MemToReg, Branch, and Jump). It will take an instruction from the Instruction Memory and get the OPCode, RT, RS, RD, Shamt, Funct, and Imm16 values as shown in Diagram 1.




Diagram 1. CPU Controller Design

Control Signals Breakdown

The control signals that the CPU Controller controls are RegWr, RegDst, ExtOp, ALUSrc, ALUCtr, MemWr, MemToReg, Branch, and Jump. Every control signal for every instruction is shown in Table 3. This table is based on what was made during a lab exercise. However, during the lab session I made many mistakes as I had a limited time to analyze the control signals. Now with more time I have updated the table and corrected values of the control signals.

Instruction	OPCode	RegWr	RegDst	ExtOp	ALUSrc	ALUCtrl	MemWr	MemRd	MemToReg	Jump	Branch
add	000000	1	1	X	0	0000	0	0	0	0	0
addi	000100	1	0	1	1	0001	0	0	0	0	0
addiu	000101	1	0	1	1	0001	0	0	0	0	0
addu	000000	1	1	X	0	0000	0	0	0	0	0
sub	000000	1	1	X	0	0010	0	0	0	0	0
subu	000000	1	1	X	0	0010	0	0	0	0	0
and	000000	1	1	X	0	0011	0	0	0	0	0
andi	000110	1	0	0	1	0100	0	0	0	0	0
ori	000111	1	0	0	1	0101	0	0	0	0	0
nor	000000	1	1	X	0	0110	0	0	0	0	0
sll	000000	1	1	X	0	0111	0	0	0	0	0
srl	000000	1	1	X	0	1000	0	0	0	0	0
sra	000000	1	1	X	0	1001	0	0	0	0	0
sw	001000	0	X	1	1	0000	1	0	X	0	0
lw	001001	1	0	1	1	0000	0	1	1	0	0
beq	001010	0	X	1	0	0010	0	0	X	0	1
bne	001011	0	X	1	0	0010	0	0	X	0	1
j	000010	0	X	X	X	XXXX	0	0	X	1	0

Table 3. All Instruction Control Signals

Data Memory

This code is a code design for the Data Memory Component. This component has a memory size of 64 bytes and the data word size is 32 bits. This component is used for inputting data to be processed into a data memory block. When the clock is enabled, the data inputted is processed into the mem_arr of the MemAddress. Once the clock is enabled and wren is disabled, the value is set to the Out value.

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3  USE ieee.numeric_std.all;
4
5  ENTITY Nativio_May_22_2022_Data_Memory IS
6  PORT
7    (Nativio_May_22_2022_clk      : IN std_logic;
8     Nativio_May_22_2022_wren    : IN std_logic;
9     Nativio_May_22_2022_rden    : IN std_logic;
10    Nativio_May_22_2022_data     : IN std_logic_vector (31 DOWNTO 0);
11    Nativio_May_22_2022_address : IN std_logic_vector (31 DOWNTO 0);
12    Nativio_May_22_2022_Out      : OUT std_logic_vector (31 DOWNTO 0));
13  END Nativio_May_22_2022_Data_Memory;
14
15  ARCHITECTURE arch OF Nativio_May_22_2022_Data_Memory IS
16    SIGNAL Nativio_May_22_2022_MemAddress : std_logic_vector (31 DOWNTO 0);
17    TYPE Nativio_May_22_2022_mem IS ARRAY(0 TO 63) OF std_logic_vector (31 DOWNTO 0);
18    SIGNAL Nativio_May_22_2022_mem_arr : Nativio_May_22_2022_mem := ((others => (others => '0')));
19
20    BEGIN
21      Nativio_May_22_2022_MemAddress <= Nativio_May_22_2022_address(31 DOWNTO 0);
22      PROCESS (Nativio_May_22_2022_clk)
23      BEGIN
24        IF (rising_edge(Nativio_May_22_2022_clk)) THEN
25          IF (Nativio_May_22_2022_wren = '1') THEN
26            Nativio_May_22_2022_mem_arr(to_integer(unsigned(Nativio_May_22_2022_MemAddress))) <= Nativio_May_22_2022_data;
27          END IF;
28        END IF;
29      END PROCESS;
30
31      Nativio_May_22_2022_Out <= Nativio_May_22_2022_mem_arr(to_integer(unsigned(Nativio_May_22_2022_MemAddress))) WHEN (Nativio_May_22_2022_rden = '1') ELSE x"00000000";
32  END arch;

```

Instruction Register (IR)

This code is a code design for the Instruction Register (IR). This component is meant to act as a 32-bit register that stores the instruction being run by the CPU during execution. The current instruction is saved in the mem signal. Once the clock and wren signals are enabled, the instruction in mem will be outputted into IR_q. Otherwise, the IR_q is loaded with 'Z'.

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3  USE ieee.numeric_std.all;
4
5  ENTITY Nativio_May_22_2022_IR IS
6  PORT
7    (Nativio_May_22_2022_clk      : IN std_logic;
8     Nativio_May_22_2022_wren    : IN std_logic;
9     Nativio_May_22_2022_rden    : IN std_logic;
10    Nativio_May_22_2022_chen     : IN std_logic;
11    Nativio_May_22_2022_Instruction : IN std_logic_vector (31 DOWNTO 0);
12    Nativio_May_22_2022_IR_q      : OUT std_logic_vector (31 DOWNTO 0));
13  END Nativio_May_22_2022_IR;
14
15  ARCHITECTURE arch OF Nativio_May_22_2022_IR IS
16    SIGNAL Nativio_May_22_2022_mem : std_logic_vector (31 DOWNTO 0);
17
18    BEGIN
19      Nativio_May_22_2022_p1 : PROCESS(Nativio_May_22_2022_clk)
20      BEGIN
21        IF (rising_edge(Nativio_May_22_2022_clk) AND Nativio_May_22_2022_wren = '1') THEN
22          Nativio_May_22_2022_mem <= Nativio_May_22_2022_Instruction;
23        END IF;
24      END PROCESS Nativio_May_22_2022_p1;
25
26      Nativio_May_22_2022_p2 : PROCESS(Nativio_May_22_2022_rden, Nativio_May_22_2022_chen, Nativio_May_22_2022_mem)
27      BEGIN
28        IF (Nativio_May_22_2022_rden = '1' AND Nativio_May_22_2022_chen = '1') THEN
29          Nativio_May_22_2022_IR_q <= Nativio_May_22_2022_mem;
30        ELSIF (Nativio_May_22_2022_chen = '0') THEN
31          Nativio_May_22_2022_IR_q <= (OTHERS => 'Z');
32        END IF;
33      END PROCESS Nativio_May_22_2022_p2;
34  END arch;

```

Instruction Memory

This code is a code design for the Instruction Memory component, which contains the MIPS instructions to be executed for testing later. It will split the instruction into the 7 different instruction parts.

```

Natavio_May_22_2022_Data_Memory.vhd  Natavio_May_22_2022_IR.vhd  Natavio_May_22_2022_Instruction_Memory.vhd  Compilation Report - Natavio_
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3  USE ieee.numeric_std.all;
4
5  ENTITY Natavio_May_22_2022_Instruction_Memory IS
6  PORT
7    (Natavio_May_22_2022_inst_addr : IN std_logic_vector (31 DOWNTO 0);
8     Natavio_May_22_2022_opcode : OUT std_logic_vector (5 DOWNTO 0);
9     Natavio_May_22_2022_rs      : OUT std_logic_vector (4 DOWNTO 0);
10    Natavio_May_22_2022_rt      : OUT std_logic_vector (4 DOWNTO 0);
11    Natavio_May_22_2022_rd      : OUT std_logic_vector (4 DOWNTO 0);
12    Natavio_May_22_2022_shamt   : OUT std_logic_vector (4 DOWNTO 0);
13    Natavio_May_22_2022_funct   : OUT std_logic_vector (5 DOWNTO 0);
14    Natavio_May_22_2022_imm16   : OUT std_logic_vector (15 DOWNTO 0);
15    Natavio_May_22_2022_j_addr  : OUT std_logic_vector (31 DOWNTO 0);
16    Natavio_May_22_2022_inst    : OUT std_logic_vector (31 DOWNTO 0));
17  END Natavio_May_22_2022_Instruction_Memory;
18
19  ARCHITECTURE arch OF Natavio_May_22_2022_Instruction_Memory IS
20    TYPE Natavio_May_22_2022_mem IS ARRAY (0 TO 127) OF std_logic_vector (31 DOWNTO 0);
21
22    SIGNAL Natavio_May_22_2022_mem_arr : Natavio_May_22_2022_mem;
23    SIGNAL Natavio_May_22_2022_Instruction : std_logic_vector (31 DOWNTO 0);
24
25    BEGIN
26      Natavio_May_22_2022_mem_arr(0) <= x"10100001"; -- addi $s0, 1
27      Natavio_May_22_2022_mem_arr(4) <= x"12100002"; -- addi $s0, 2
28      Natavio_May_22_2022_mem_arr(8) <= x"12100003"; -- addi $s0, 3
29      Natavio_May_22_2022_mem_arr(12) <= x"12100004"; -- addi $s0, 4
30      Natavio_May_22_2022_mem_arr(16) <= x"12100005"; -- addi $s0, 5
31
32      Natavio_May_22_2022_Instruction <= Natavio_May_22_2022_mem_arr(to_integer(unsigned(Natavio_May_22_2022_inst_addr)));
33
34      Natavio_May_22_2022_opcode <= Natavio_May_22_2022_Instruction(31 DOWNTO 26);
35      Natavio_May_22_2022_rs <= Natavio_May_22_2022_Instruction(25 DOWNTO 21);
36      Natavio_May_22_2022_rt <= Natavio_May_22_2022_Instruction(20 DOWNTO 16);
37      Natavio_May_22_2022_rd <= Natavio_May_22_2022_Instruction(15 DOWNTO 11);
38      Natavio_May_22_2022_shamt <= Natavio_May_22_2022_Instruction(10 DOWNTO 6);
39      Natavio_May_22_2022_funct <= Natavio_May_22_2022_Instruction(5 DOWNTO 0);
40      Natavio_May_22_2022_imm16 <= Natavio_May_22_2022_Instruction(15 DOWNTO 0);
41      Natavio_May_22_2022_j_addr <= Natavio_May_22_2022_inst_addr(31 DOWNTO 28) & Natavio_May_22_2022_Instruction(25 DOWNTO 0) & "00";
42      Natavio_May_22_2022_inst <= Natavio_May_22_2022_Instruction(31 DOWNTO 0);
43    END arch;

```

Register File (RF)

This code is a code design for the Register File (RF). It is dual ported with two reads and one additional write port. This RF is made up of 32 registers of size 32 bits each.


```

Natavio_May_22_2022_RF.vhd  Compilation Report - Natavio_May_22_2022_Data_Memory
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3  USE ieee.numeric_std.all;
4
5  ENTITY Natavio_May_22_2022_RF IS
6  PORT
7    (Natavio_May_22_2022_clk : IN std_logic;
8     Natavio_May_22_2022_wren : IN std_logic;
9     Natavio_May_22_2022_data : IN std_logic_vector (31 DOWNTO 0);
10    Natavio_May_22_2022_wr    : IN std_logic_vector (4 DOWNTO 0);
11    Natavio_May_22_2022_rda   : IN std_logic_vector (4 DOWNTO 0);
12    Natavio_May_22_2022_rdb   : IN std_logic_vector (4 DOWNTO 0);
13    Natavio_May_22_2022_qa    : OUT std_logic_vector (31 DOWNTO 0);
14    Natavio_May_22_2022_qb    : OUT std_logic_vector (31 DOWNTO 0));
15  END Natavio_May_22_2022_RF;
16
17  ARCHITECTURE arch OF Natavio_May_22_2022_RF IS
18    TYPE Natavio_May_22_2022_reg IS ARRAY (0 TO 31) OF std_logic_vector (31 DOWNTO 0);
19    SIGNAL Natavio_May_22_2022_reg_arr : Natavio_May_22_2022_reg;
20
21    BEGIN
22      PROCESS (Natavio_May_22_2022_clk, Natavio_May_22_2022_wren)
23      BEGIN
24        IF (rising_edge(Natavio_May_22_2022_clk)) THEN
25          IF (Natavio_May_22_2022_wren = '1') THEN
26            Natavio_May_22_2022_reg_arr(to_integer(unsigned(Natavio_May_22_2022_wr))) <= Natavio_May_22_2022_data;
27          END IF;
28        END PROCESS;
29
30      Natavio_May_22_2022_qa <= x"00000000" WHEN Natavio_May_22_2022_rda = "00000" ELSE
31        Natavio_May_22_2022_reg_arr(to_integer(unsigned(Natavio_May_22_2022_rda)));
32
33      Natavio_May_22_2022_qb <= x"00000000" WHEN Natavio_May_22_2022_rdb = "00000" ELSE
34        Natavio_May_22_2022_reg_arr(to_integer(unsigned(Natavio_May_22_2022_rdb)));
35
36    END arch;

```


Program Counter (PC)

This code is a code design for the Program Counter (PC). This component is a 32-bit register that stores the address of the instruction that is currently being executed.




```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3
4  ENTITY Natavio_May_22_2022_PC IS
5  PORT (Natavio_May_22_2022_clk      : IN std_logic;
6        Natavio_May_22_2022_PC_I   : IN std_logic_vector (31 DOWNTO 0);
7        Natavio_May_22_2022_PC_O   : OUT std_logic_vector (31 DOWNTO 0));
8  END Natavio_May_22_2022_PC;
9
10 ARCHITECTURE arch OF Natavio_May_22_2022_PC IS
11 BEGIN
12   PROCESS (Natavio_May_22_2022_clk)
13   BEGIN
14     IF (rising_edge(Natavio_May_22_2022_clk)) THEN
15       Natavio_May_22_2022_PC_O <= Natavio_May_22_2022_PC_I;
16     END IF;
17   END PROCESS;
18 END arch;
19


```

Adder


Now I began creating the Adder Component by using the IP Catalog and adding an LPM_ADD_SUB component into the project.



I set the name of the component to be `Natavio_May_22_2022_Adder` as per the instructions all files must have the correct prefix. I also set the IP Variation file type to be VHDL and then clicked OK.



I then set the adder to be a 32-bit Adder. Since this component is exclusively supposed to be working as an adder, I set the component to do 'Addition only'.



From here on out all settings were left as default so I clicked on Finish and got the following VHDL code. I made some minor changes to add my last name as a prefix to all signal values.

```

37  LIBRARY ieee;
38  USE ieee.std_logic_1164.all;
39
40  LIBRARY lpm;
41  USE lpm.all;
42
43  ENTITY Natavio_May_22_2022_Adder IS
44  PORT (Natavio_May_22_2022_dataa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
45        Natavio_May_22_2022_datab : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
46        Natavio_May_22_2022_result : OUT STD_LOGIC_VECTOR (31 DOWNTO 0));
47  END Natavio_May_22_2022_Adder;
48
49  ARCHITECTURE SYN OF natavio_may_22_2022_adder IS
50
51      SIGNAL Natavio_May_22_2022_sub_wire0 : STD_LOGIC_VECTOR (31 DOWNTO 0);
52
53      COMPONENT lpm_add_sub
54      GENERIC (
55          lpm_direction : STRING;
56          lpm_hint : STRING;
57          lpm_representation : STRING;
58          lpm_type : STRING;
59          lpm_width : NATURAL
60      );
61      PORT (dataa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
62            datab : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
63            result : OUT STD_LOGIC_VECTOR (31 DOWNTO 0));
64      END COMPONENT;
65
66  BEGIN
67      Natavio_May_22_2022_result <= Natavio_May_22_2022_sub_wire0(31 DOWNTO 0);
68
69      LPM_ADD_SUB_component : LPM_ADD_SUB
70      GENERIC MAP (
71          lpm_direction => "ADD",
72          lpm_hint => "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO",
73          lpm_representation => "UNSIGNED",
74          lpm_type => "LPM_ADD_SUB",
75          lpm_width => 32
76      )
77      PORT MAP (
78          dataa => Natavio_May_22_2022_dataa,
79          datab => Natavio_May_22_2022_datab,
80          result => Natavio_May_22_2022_sub_wire0;
81      )
82  END SYN;
83

```

5-Bit 2-to-1 Multiplexer

This code is a code design for the 5-bit 2-to-1 MUX. This multiplexer has 5-bit inputs and outputs. It is based on the multiplexer design I made for the BEQ, BNE, J MIPS Operations Lab.

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3
4  ENTITY Natavio_May_22_2022_5_bits_2_1_Mux IS
5  PORT (Natavio_May_22_2022_A : IN std_logic_vector (4 DOWNTO 0);
6        Natavio_May_22_2022_B : IN std_logic_vector (4 DOWNTO 0);
7        Natavio_May_22_2022_SEL : IN std_logic;
8        Natavio_May_22_2022_Out : OUT std_logic_vector (4 DOWNTO 0));
9  END Natavio_May_22_2022_5_bits_2_1_Mux;
10
11  ARCHITECTURE arch OF Natavio_May_22_2022_5_bits_2_1_Mux IS
12  BEGIN
13      Natavio_May_22_2022_Out(0) <= ((Natavio_May_22_2022_A(0) AND (NOT Natavio_May_22_2022_SEL)) OR
14                                     (Natavio_May_22_2022_B(0) AND Natavio_May_22_2022_SEL));
15      Natavio_May_22_2022_Out(1) <= ((Natavio_May_22_2022_A(1) AND (NOT Natavio_May_22_2022_SEL)) OR
16                                     (Natavio_May_22_2022_B(1) AND Natavio_May_22_2022_SEL));
17      Natavio_May_22_2022_Out(2) <= ((Natavio_May_22_2022_A(2) AND (NOT Natavio_May_22_2022_SEL)) OR
18                                     (Natavio_May_22_2022_B(2) AND Natavio_May_22_2022_SEL));
19      Natavio_May_22_2022_Out(3) <= ((Natavio_May_22_2022_A(3) AND (NOT Natavio_May_22_2022_SEL)) OR
20                                     (Natavio_May_22_2022_B(3) AND Natavio_May_22_2022_SEL));
21      Natavio_May_22_2022_Out(4) <= ((Natavio_May_22_2022_A(4) AND (NOT Natavio_May_22_2022_SEL)) OR
22                                     (Natavio_May_22_2022_B(4) AND Natavio_May_22_2022_SEL));
23  END arch;

```

32-Bit 2-to-1 Multiplexer

This code is a code design for the 32-bit 2-to-1 MUX. This multiplexer has 32-bit inputs and outputs. Once again, it is based on the multiplexer design I made for the BEQ, BNE, J MIPS Operations Lab.

```


Natavio_May_22_2022_32_bit_2_1_Mux.vhd
Compilation Report - Natavio_May_22_2022_Data_Memory

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3
4  ENTITY Natavio_May_22_2022_32_bit_2_1_Mux IS
5  PORT (Natavio_May_22_2022_A : IN std_logic_vector (31 DOWNTO 0);
6       Natavio_May_22_2022_B : IN std_logic_vector (31 DOWNTO 0);
7       Natavio_May_22_2022_SEL : IN std_logic;
8       Natavio_May_22_2022_Out : OUT std_logic_vector (31 DOWNTO 0));
9  END Natavio_May_22_2022_32_bit_2_1_Mux;
10
11 ARCHITECTURE arch OF Natavio_May_22_2022_32_bit_2_1_Mux IS
12 BEGIN
13     Natavio_May_22_2022_Out(0) <= ((Natavio_May_22_2022_A(0) AND (NOT Natavio_May_22_2022_SEL)) OR
14                                     (Natavio_May_22_2022_B(0) AND Natavio_May_22_2022_SEL));
15     Natavio_May_22_2022_Out(1) <= ((Natavio_May_22_2022_A(1) AND (NOT Natavio_May_22_2022_SEL)) OR
16                                     (Natavio_May_22_2022_B(1) AND Natavio_May_22_2022_SEL));
17     Natavio_May_22_2022_Out(2) <= ((Natavio_May_22_2022_A(2) AND (NOT Natavio_May_22_2022_SEL)) OR
18                                     (Natavio_May_22_2022_B(2) AND Natavio_May_22_2022_SEL));
19     Natavio_May_22_2022_Out(3) <= ((Natavio_May_22_2022_A(3) AND (NOT Natavio_May_22_2022_SEL)) OR
20                                     (Natavio_May_22_2022_B(3) AND Natavio_May_22_2022_SEL));
21     Natavio_May_22_2022_Out(4) <= ((Natavio_May_22_2022_A(4) AND (NOT Natavio_May_22_2022_SEL)) OR
22                                     (Natavio_May_22_2022_B(4) AND Natavio_May_22_2022_SEL));
23     Natavio_May_22_2022_Out(5) <= ((Natavio_May_22_2022_A(5) AND (NOT Natavio_May_22_2022_SEL)) OR
24                                     (Natavio_May_22_2022_B(5) AND Natavio_May_22_2022_SEL));
25     Natavio_May_22_2022_Out(6) <= ((Natavio_May_22_2022_A(6) AND (NOT Natavio_May_22_2022_SEL)) OR
26                                     (Natavio_May_22_2022_B(6) AND Natavio_May_22_2022_SEL));
27     Natavio_May_22_2022_Out(7) <= ((Natavio_May_22_2022_A(7) AND (NOT Natavio_May_22_2022_SEL)) OR
28                                     (Natavio_May_22_2022_B(7) AND Natavio_May_22_2022_SEL));
29     Natavio_May_22_2022_Out(8) <= ((Natavio_May_22_2022_A(8) AND (NOT Natavio_May_22_2022_SEL)) OR
30                                     (Natavio_May_22_2022_B(8) AND Natavio_May_22_2022_SEL));
31     Natavio_May_22_2022_Out(9) <= ((Natavio_May_22_2022_A(9) AND (NOT Natavio_May_22_2022_SEL)) OR
32                                     (Natavio_May_22_2022_B(9) AND Natavio_May_22_2022_SEL));
33     Natavio_May_22_2022_Out(10) <= ((Natavio_May_22_2022_A(10) AND (NOT Natavio_May_22_2022_SEL)) OR
34                                     (Natavio_May_22_2022_B(10) AND Natavio_May_22_2022_SEL));
35     Natavio_May_22_2022_Out(11) <= ((Natavio_May_22_2022_A(11) AND (NOT Natavio_May_22_2022_SEL)) OR
36                                     (Natavio_May_22_2022_B(11) AND Natavio_May_22_2022_SEL));
37     Natavio_May_22_2022_Out(12) <= ((Natavio_May_22_2022_A(12) AND (NOT Natavio_May_22_2022_SEL)) OR
38                                     (Natavio_May_22_2022_B(12) AND Natavio_May_22_2022_SEL));
39     Natavio_May_22_2022_Out(13) <= ((Natavio_May_22_2022_A(13) AND (NOT Natavio_May_22_2022_SEL)) OR
40                                     (Natavio_May_22_2022_B(13) AND Natavio_May_22_2022_SEL));
41     Natavio_May_22_2022_Out(14) <= ((Natavio_May_22_2022_A(14) AND (NOT Natavio_May_22_2022_SEL)) OR
42                                     (Natavio_May_22_2022_B(14) AND Natavio_May_22_2022_SEL));
43     Natavio_May_22_2022_Out(15) <= ((Natavio_May_22_2022_A(15) AND (NOT Natavio_May_22_2022_SEL)) OR
44                                     (Natavio_May_22_2022_B(15) AND Natavio_May_22_2022_SEL));
45     Natavio_May_22_2022_Out(16) <= ((Natavio_May_22_2022_A(16) AND (NOT Natavio_May_22_2022_SEL)) OR
46                                     (Natavio_May_22_2022_B(16) AND Natavio_May_22_2022_SEL));
47     Natavio_May_22_2022_Out(17) <= ((Natavio_May_22_2022_A(17) AND (NOT Natavio_May_22_2022_SEL)) OR
48                                     (Natavio_May_22_2022_B(17) AND Natavio_May_22_2022_SEL));
49     Natavio_May_22_2022_Out(18) <= ((Natavio_May_22_2022_A(18) AND (NOT Natavio_May_22_2022_SEL)) OR
50                                     (Natavio_May_22_2022_B(18) AND Natavio_May_22_2022_SEL));
51     Natavio_May_22_2022_Out(19) <= ((Natavio_May_22_2022_A(19) AND (NOT Natavio_May_22_2022_SEL)) OR
52                                     (Natavio_May_22_2022_B(19) AND Natavio_May_22_2022_SEL));
53     Natavio_May_22_2022_Out(20) <= ((Natavio_May_22_2022_A(20) AND (NOT Natavio_May_22_2022_SEL)) OR
54                                     (Natavio_May_22_2022_B(20) AND Natavio_May_22_2022_SEL));
55     Natavio_May_22_2022_Out(21) <= ((Natavio_May_22_2022_A(21) AND (NOT Natavio_May_22_2022_SEL)) OR
56                                     (Natavio_May_22_2022_B(21) AND Natavio_May_22_2022_SEL));
57     Natavio_May_22_2022_Out(22) <= ((Natavio_May_22_2022_A(22) AND (NOT Natavio_May_22_2022_SEL)) OR
58                                     (Natavio_May_22_2022_B(22) AND Natavio_May_22_2022_SEL));
59     Natavio_May_22_2022_Out(23) <= ((Natavio_May_22_2022_A(23) AND (NOT Natavio_May_22_2022_SEL)) OR
60                                     (Natavio_May_22_2022_B(23) AND Natavio_May_22_2022_SEL));
61     Natavio_May_22_2022_Out(24) <= ((Natavio_May_22_2022_A(24) AND (NOT Natavio_May_22_2022_SEL)) OR
62                                     (Natavio_May_22_2022_B(24) AND Natavio_May_22_2022_SEL));
63     Natavio_May_22_2022_Out(25) <= ((Natavio_May_22_2022_A(25) AND (NOT Natavio_May_22_2022_SEL)) OR
64                                     (Natavio_May_22_2022_B(25) AND Natavio_May_22_2022_SEL));
65     Natavio_May_22_2022_Out(26) <= ((Natavio_May_22_2022_A(26) AND (NOT Natavio_May_22_2022_SEL)) OR
66                                     (Natavio_May_22_2022_B(26) AND Natavio_May_22_2022_SEL));
67     Natavio_May_22_2022_Out(27) <= ((Natavio_May_22_2022_A(27) AND (NOT Natavio_May_22_2022_SEL)) OR
68                                     (Natavio_May_22_2022_B(27) AND Natavio_May_22_2022_SEL));
69     Natavio_May_22_2022_Out(28) <= ((Natavio_May_22_2022_A(28) AND (NOT Natavio_May_22_2022_SEL)) OR
70                                     (Natavio_May_22_2022_B(28) AND Natavio_May_22_2022_SEL));
71     Natavio_May_22_2022_Out(29) <= ((Natavio_May_22_2022_A(29) AND (NOT Natavio_May_22_2022_SEL)) OR
72                                     (Natavio_May_22_2022_B(29) AND Natavio_May_22_2022_SEL));
73     Natavio_May_22_2022_Out(30) <= ((Natavio_May_22_2022_A(30) AND (NOT Natavio_May_22_2022_SEL)) OR
74                                     (Natavio_May_22_2022_B(30) AND Natavio_May_22_2022_SEL));
75     Natavio_May_22_2022_Out(31) <= ((Natavio_May_22_2022_A(31) AND (NOT Natavio_May_22_2022_SEL)) OR
76                                     (Natavio_May_22_2022_B(31) AND Natavio_May_22_2022_SEL));
77 END arch;
78

```

Sign Extender

This code is a code design for the Sign Extender. It takes in a 16-bit input as well as the ExtOp signal, and it outputs the sign extended to 32 bits. If the ExtOp is 0, then the sign extended is unsigned. On the other hand, if ExtOp is 1 then the sign extended is signed.




```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3  USE ieee.numeric_std.all;
4
5  ENTITY Natavio_May_22_2022_Sign_Ext IS
6  PORT (Natavio_May_22_2022_16_bits : IN std_logic_vector (15 DOWNTO 0);
7        Natavio_May_22_2022_ExtOp  : IN std_logic;
8        Natavio_May_22_2022_32_bits : OUT std_logic_vector (31 DOWNTO 0));
9  END Natavio_May_22_2022_Sign_Ext;
10
11 ARCHITECTURE arch OF Natavio_May_22_2022_Sign_Ext IS
12
13 BEGIN
14   PROCESS (Natavio_May_22_2022_ExtOp)
15   BEGIN
16     IF (Natavio_May_22_2022_ExtOp = '0') THEN
17       Natavio_May_22_2022_32_bits <= std_logic_vector(resize(unsigned(Natavio_May_22_2022_16_bits), 32));
18     ELSE
19       Natavio_May_22_2022_32_bits <= std_logic_vector(resize(signed(Natavio_May_22_2022_16_bits), 32));
20     END IF;
21   END PROCESS;
22 END arch;
23

```

Logical Bitwise Operation Unit

This code is a code design for the Logical Bitwise Operation Unit. It is meant to compute all arithmetic operations handled by the Arithmetic Logic Unit (ALU) component. It is the same design as I had on the ALU Lab. The only change made is the prefixes.



```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3  USE ieee.std_logic_signed.all;
4  USE ieee.numeric_std.all;
5
6  ENTITY Natavio_May_22_2022_Logical_Bitwise_Op IS
7  PORT (Natavio_May_22_2022_OP : IN std_logic_vector (3 DOWNTO 0);
8        Natavio_May_22_2022_A : IN std_logic_vector (31 DOWNTO 0);
9        Natavio_May_22_2022_B : IN std_logic_vector (31 DOWNTO 0);
10       Natavio_May_22_2022_Ext : IN std_logic_vector (31 DOWNTO 0);
11       Natavio_May_22_2022_Shamt : IN std_logic_vector (15 DOWNTO 0);
12       Natavio_May_22_2022_Res : OUT std_logic_vector (31 DOWNTO 0));
13 END Natavio_May_22_2022_Logical_Bitwise_Op;
14
15 ARCHITECTURE arch OF Natavio_May_22_2022_Logical_Bitwise_Op IS
16 BEGIN
17   PROCESS (Natavio_May_22_2022_OP, Natavio_May_22_2022_A, Natavio_May_22_2022_B)
18   BEGIN
19     IF (Natavio_May_22_2022_OP = "0011") THEN -- AND
20       Natavio_May_22_2022_Res <= Natavio_May_22_2022_A AND Natavio_May_22_2022_B;
21     ELSIF (Natavio_May_22_2022_OP = "0100") THEN -- AND1
22       Natavio_May_22_2022_Res <= Natavio_May_22_2022_A AND Natavio_May_22_2022_Ext;
23     ELSIF (Natavio_May_22_2022_OP = "0110") THEN -- NOR
24       Natavio_May_22_2022_Res <= Natavio_May_22_2022_A NOR Natavio_May_22_2022_B;
25     ELSIF (Natavio_May_22_2022_OP = "0101") THEN -- ORI
26       Natavio_May_22_2022_Res <= Natavio_May_22_2022_A OR Natavio_May_22_2022_Ext;
27     ELSIF (Natavio_May_22_2022_OP = "0111") THEN -- SLL
28       Natavio_May_22_2022_Res <= std_logic_vector(shift_left(unsigned(Natavio_May_22_2022_B),
29                                                                    to_integer(unsigned(Natavio_May_22_2022_Shamt))));
30     ELSIF (Natavio_May_22_2022_OP = "1000") THEN -- SRL
31       Natavio_May_22_2022_Res <= std_logic_vector(shift_right(unsigned(Natavio_May_22_2022_B),
32                                                                    to_integer(unsigned(Natavio_May_22_2022_Shamt))));
33     ELSIF (Natavio_May_22_2022_OP = "1001") THEN -- SRA
34       Natavio_May_22_2022_Res <= std_logic_vector(shift_right(signed(Natavio_May_22_2022_B),
35                                                                    to_integer(unsigned(Natavio_May_22_2022_Shamt))));
36     ELSE
37       Natavio_May_22_2022_Res <= x"00000000";
38     END IF;
39   END PROCESS;
40 END arch;
41

```


Add/Sub

This code is a code design for the Arithmetic Logic Unit's Add/Sub component. It is meant to compute addition and subtraction. Once again, this is the exact same design as I had on the ALU Lab. The only change made is the prefixes.

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3
4  ENTITY Natavio_May_22_2022_addsub_ZNO IS
5  GENERIC (Natavio_May_22_2022_N : integer := 32);
6  PORT (Natavio_May_22_2022_OP : IN std_logic;
7       Natavio_May_22_2022_A : IN std_logic_vector (Natavio_May_22_2022_N-1 DOWNTO 0);
8       Natavio_May_22_2022_B : IN std_logic_vector (Natavio_May_22_2022_N-1 DOWNTO 0);
9       Natavio_May_22_2022_Result : OUT std_logic_vector (Natavio_May_22_2022_N-1 DOWNTO 0);
10      Natavio_May_22_2022_COUT : OUT std_logic;
11      Natavio_May_22_2022_Overflow, Natavio_May_22_2022_Zero, Natavio_May_22_2022_Negative : OUT std_logic);
12 END Natavio_May_22_2022_addsub_ZNO;
13
14 ARCHITECTURE arch OF Natavio_May_22_2022_addsub_ZNO IS
15 SIGNAL Natavio_May_22_2022_index : std_logic_vector(Natavio_May_22_2022_N DOWNTO 0);
16 SIGNAL Natavio_May_22_2022_Z : std_logic_vector(Natavio_May_22_2022_N DOWNTO 0);
17 SIGNAL Natavio_May_22_2022_var : std_logic_vector(2 DOWNTO 0);
18 SIGNAL Natavio_May_22_2022_out : std_logic_vector(Natavio_May_22_2022_N DOWNTO 0);
19 SIGNAL Natavio_May_22_2022_Z_flag : std_logic;
20 SIGNAL Natavio_May_22_2022_p0, Natavio_May_22_2022_p1,
21        Natavio_May_22_2022_p2 : std_logic_vector(Natavio_May_22_2022_N DOWNTO 0);
22
23 BEGIN
24 PROCESS(Natavio_May_22_2022_OP, Natavio_May_22_2022_A, Natavio_May_22_2022_B, Natavio_May_22_2022_index,
25        Natavio_May_22_2022_p0, Natavio_May_22_2022_p1, Natavio_May_22_2022_p2, Natavio_May_22_2022_out)
26 BEGIN
27     Natavio_May_22_2022_index(0) <= Natavio_May_22_2022_OP;
28     Natavio_May_22_2022_Z(0) <= '1';
29
30     FOR i IN 0 TO Natavio_May_22_2022_N-1 LOOP
31         Natavio_May_22_2022_p0(i) <= Natavio_May_22_2022_B(i) XOR Natavio_May_22_2022_OP;
32         Natavio_May_22_2022_p1(i) <= Natavio_May_22_2022_p0(i) XOR Natavio_May_22_2022_A(i);
33         Natavio_May_22_2022_Result(i) <= Natavio_May_22_2022_p1(i) XOR Natavio_May_22_2022_index(i);
34         Natavio_May_22_2022_out(i) <= Natavio_May_22_2022_p1(i) XOR Natavio_May_22_2022_index(i);
35         Natavio_May_22_2022_Z(i+1) <= Natavio_May_22_2022_Z(i) AND (NOT ((Natavio_May_22_2022_p1(i) XOR
36         Natavio_May_22_2022_index(i))));
37
38         Natavio_May_22_2022_p2(i) <= Natavio_May_22_2022_index(i) AND Natavio_May_22_2022_p1(i);
39         Natavio_May_22_2022_index(i+1) <= ((Natavio_May_22_2022_A(i) AND Natavio_May_22_2022_p0(i)) OR
40         Natavio_May_22_2022_p2(i));
41     END LOOP;
42
43     IF (Natavio_May_22_2022_out = "00000000000000000000000000000000") THEN
44         Natavio_May_22_2022_Z_flag <= '1';
45     ELSE
46         Natavio_May_22_2022_Z_flag <= '0';
47     END IF;
48
49 END PROCESS;
50
51 Natavio_May_22_2022_COUT <= Natavio_May_22_2022_index(Natavio_May_22_2022_N);
52
53 Natavio_May_22_2022_Zero <= Natavio_May_22_2022_Z_flag;
54
55 Natavio_May_22_2022_Overflow <= (Natavio_May_22_2022_index(Natavio_May_22_2022_N) XOR
56     Natavio_May_22_2022_index(Natavio_May_22_2022_N-1));
57
58 Natavio_May_22_2022_var(0) <= (Natavio_May_22_2022_A(Natavio_May_22_2022_N-1) OR
59     (Natavio_May_22_2022_B(Natavio_May_22_2022_N-1) XOR Natavio_May_22_2022_OP));
60
61 Natavio_May_22_2022_var(1) <= (Natavio_May_22_2022_index(Natavio_May_22_2022_N) XOR
62     Natavio_May_22_2022_index(Natavio_May_22_2022_N-1));
63
64 Natavio_May_22_2022_var(2) <= (Natavio_May_22_2022_p1(Natavio_May_22_2022_N-1) XOR
65     Natavio_May_22_2022_index(Natavio_May_22_2022_N-1));
66
67 Natavio_May_22_2022_Negative <= Natavio_May_22_2022_var(0) AND (Natavio_May_22_2022_var(1) XOR
68     Natavio_May_22_2022_var(2));
69
70 END arch;

```

Arithmetic Logic Unit (ALU)

This code is a code design for the Arithmetic Logic Unit (ALU). This component is meant to handle all arithmetic instructions. This code design is based on the ALU lab previously done. Since the registers are handled by the CPU and not the ALU in this case, I did not add those components. Instead the ALU is now made up of the Sign Extender, Bitwise Logic Operation Unit, and Add/Sub components. First, the ALU will get the sign extension. Then, it will carry out all arithmetic instructions (i.e. add, addi, addiu, addu, sub, subu). After this, it will carry out the Logical operations (i.e. and, andi, nor, ori, sll, srl, and sra). Finally, it will output the result of the instruction carried out based on the instruction's ALUctl value, which is set in the CPU Controller.

```

Nativio_May_22_2022_Sign_Ext.vhd  Nativio_May_22_2022_Logical_Bitwise_Op.vhd  Nativio_May_22_2022_addsub_ZNO.vhd  Nativio_May_22_2022_ALU.vhd
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3
4  ENTITY Nativio_May_22_2022_ALU IS
5  PORT (Nativio_May_22_2022_ALUctrl : IN std_logic_vector (3 DOWNTO 0);
6        Nativio_May_22_2022_operand1 : IN std_logic_vector (31 DOWNTO 0);
7        Nativio_May_22_2022_operand2 : IN std_logic_vector (31 DOWNTO 0);
8        Nativio_May_22_2022_upper_res : OUT std_logic_vector (31 DOWNTO 0);
9        Nativio_May_22_2022_lower_res : OUT std_logic_vector (31 DOWNTO 0);
10       Nativio_May_22_2022_overflow : OUT std_logic;
11       Nativio_May_22_2022_zero : OUT std_logic;
12       Nativio_May_22_2022_Negative : OUT std_logic;
13       Nativio_May_22_2022_cout : OUT std_logic);
14  END Nativio_May_22_2022_ALU;
15
16  ARCHITECTURE arch OF Nativio_May_22_2022_ALU IS
17  SIGNAL Nativio_May_22_2022_res : std_logic_vector (63 DOWNTO 0);
18  SIGNAL Nativio_May_22_2022_ext, Nativio_May_22_2022_ext2 : std_logic_vector (31 DOWNTO 0);
19  SIGNAL Nativio_May_22_2022_imm_o : std_logic_vector (15 DOWNTO 0);
20  SIGNAL Nativio_May_22_2022_ext0, Nativio_May_22_2022_ext1 : std_logic_vector (15 DOWNTO 0);
21
22  -- All arithmetic flags
23  SIGNAL Nativio_May_22_2022_o0, Nativio_May_22_2022_z0, Nativio_May_22_2022_N0,
24         Nativio_May_22_2022_o1, Nativio_May_22_2022_z1, Nativio_May_22_2022_N1,
25         Nativio_May_22_2022_o2, Nativio_May_22_2022_z2, Nativio_May_22_2022_N2 : std_logic := '0';
26
27  -- All arithmetic carryouts
28  SIGNAL Nativio_May_22_2022_cout0, Nativio_May_22_2022_cout1, Nativio_May_22_2022_cout2 : std_logic := '0';
29
30  -- All operation outputs
31  SIGNAL Nativio_May_22_2022_temp0, Nativio_May_22_2022_temp1,
32         Nativio_May_22_2022_temp2, Nativio_May_22_2022_temp3 : std_logic_vector (31 DOWNTO 0);
33
34  -- Components
35
36  -- Sign Extension Unit
37  COMPONENT Nativio_May_22_2022_Sign_Ext
38  PORT (Nativio_May_22_2022_16_bits : IN std_logic_vector (15 DOWNTO 0);
39        Nativio_May_22_2022_extop : IN std_logic;
40        Nativio_May_22_2022_32_bits : OUT std_logic_vector (31 DOWNTO 0));
41  END COMPONENT;
42
43  -- Logical Bitwise Operation Unit
44  COMPONENT Nativio_May_22_2022_Logical_Bitwise_Op
45  PORT (Nativio_May_22_2022_OP : IN std_logic_vector (3 DOWNTO 0);
46        Nativio_May_22_2022_A : IN std_logic_vector (31 DOWNTO 0);
47        Nativio_May_22_2022_B : IN std_logic_vector (31 DOWNTO 0);
48        Nativio_May_22_2022_Ext : IN std_logic_vector (31 DOWNTO 0);
49        Nativio_May_22_2022_Shamt : IN std_logic_vector (15 DOWNTO 0);
50        Nativio_May_22_2022_Res : OUT std_logic_vector (31 DOWNTO 0));
51  END COMPONENT;
52
53  -- Add/Sub Unit w/ Zero, Negative, & Overflow Flags
54  COMPONENT Nativio_May_22_2022_addsub_ZNO
55  GENERIC (Nativio_May_22_2022_N : integer := 32);
56  PORT (Nativio_May_22_2022_OP : IN std_logic;
57        Nativio_May_22_2022_A : IN std_logic_vector (Nativio_May_22_2022_N-1 DOWNTO 0);
58        Nativio_May_22_2022_B : IN std_logic_vector (Nativio_May_22_2022_N-1 DOWNTO 0);
59        Nativio_May_22_2022_Result : OUT std_logic_vector (Nativio_May_22_2022_N-1 DOWNTO 0);
60        Nativio_May_22_2022_cout : OUT std_logic;
61        Nativio_May_22_2022_overflow, Nativio_May_22_2022_Zero, Nativio_May_22_2022_Negative : OUT std_logic);
62  END COMPONENT;
63
64  BEGIN
65    Nativio_May_22_2022_imm_o <= Nativio_May_22_2022_operand2(15 DOWNTO 0);
66
67    -- Extension
68    Nativio_May_22_2022_extension : Nativio_May_22_2022_Sign_Ext PORT MAP (Nativio_May_22_2022_imm_o, '0', Nativio_May_22_2022_ext);
69    Nativio_May_22_2022_ext0 <= Nativio_May_22_2022_ext(31 DOWNTO 16);
70    Nativio_May_22_2022_ext1 <= Nativio_May_22_2022_imm_o;
71    Nativio_May_22_2022_ext2 <= Nativio_May_22_2022_ext0 & Nativio_May_22_2022_ext1;
72
73    -- Arithmetic Operations
74    Nativio_May_22_2022_add : Nativio_May_22_2022_addsub_ZNO GENERIC MAP (Nativio_May_22_2022_N => 32) -- add/addu
75    PORT MAP ('0', Nativio_May_22_2022_operand1,
76             Nativio_May_22_2022_operand2, Nativio_May_22_2022_temp0,
77             Nativio_May_22_2022_cout0, Nativio_May_22_2022_o0,
78             Nativio_May_22_2022_z0, Nativio_May_22_2022_N0);
79
80    Nativio_May_22_2022_addi : Nativio_May_22_2022_addsub_ZNO GENERIC MAP (Nativio_May_22_2022_N => 32) -- addi/addiu
81    PORT MAP ('0', Nativio_May_22_2022_operand1,
82             Nativio_May_22_2022_ext2, Nativio_May_22_2022_temp1,
83             Nativio_May_22_2022_cout1, Nativio_May_22_2022_o1,
84             Nativio_May_22_2022_z1, Nativio_May_22_2022_N1);
85
86    Nativio_May_22_2022_sub : Nativio_May_22_2022_addsub_ZNO GENERIC MAP (Nativio_May_22_2022_N => 32) -- sub/subu
87    PORT MAP ('1', Nativio_May_22_2022_operand1,

```

```

88      Natavio_May_22_2022_Operand2, Natavio_May_22_2022_temp2,
89      Natavio_May_22_2022_Cout2, Natavio_May_22_2022_O2,
90      Natavio_May_22_2022_Z2, Natavio_May_22_2022_N2);
91
92  -- Logical Operations
93  Natavio_May_22_2022_bit_op : Natavio_May_22_2022_Logical_Bitwise_Op PORT MAP (Natavio_May_22_2022_ALUctr1,
94      Natavio_May_22_2022_Operand1,
95      Natavio_May_22_2022_Operand2,
96      Natavio_May_22_2022_ext2,
97      Natavio_May_22_2022_imm_o,
98      Natavio_May_22_2022_temp3);
99
100  PROCESS (Natavio_May_22_2022_ALUctr1, Natavio_May_22_2022_temp0, Natavio_May_22_2022_temp1, Natavio_May_22_2022_temp2,
101      Natavio_May_22_2022_temp3, Natavio_May_22_2022_ext2, Natavio_May_22_2022_imm_o,
102      Natavio_May_22_2022_o0, Natavio_May_22_2022_Z0, Natavio_May_22_2022_N0, Natavio_May_22_2022_Cout0,
103      Natavio_May_22_2022_O1, Natavio_May_22_2022_Z1, Natavio_May_22_2022_N1, Natavio_May_22_2022_Cout1,
104      Natavio_May_22_2022_O2, Natavio_May_22_2022_Z2, Natavio_May_22_2022_N2, Natavio_May_22_2022_Cout2)
105  BEGIN
106      CASE Natavio_May_22_2022_ALUctr1 IS
107      WHEN "0000" => -- add/addu/sw/lw
108          Natavio_May_22_2022_upper_res <= x"00000000";
109          Natavio_May_22_2022_lower_res <= Natavio_May_22_2022_temp0;
110          Natavio_May_22_2022_overflow <= Natavio_May_22_2022_o0;
111          Natavio_May_22_2022_Zero <= Natavio_May_22_2022_Z0;
112          Natavio_May_22_2022_Negative <= Natavio_May_22_2022_N0;
113          Natavio_May_22_2022_Cout <= Natavio_May_22_2022_Cout0;
114
115      WHEN "0001" => -- addi/addiu
116          Natavio_May_22_2022_upper_res <= x"00000000";
117          Natavio_May_22_2022_lower_res <= Natavio_May_22_2022_temp1;
118          Natavio_May_22_2022_overflow <= Natavio_May_22_2022_O1;
119          Natavio_May_22_2022_Zero <= Natavio_May_22_2022_Z1;
120          Natavio_May_22_2022_Negative <= Natavio_May_22_2022_N1;
121          Natavio_May_22_2022_Cout <= Natavio_May_22_2022_Cout1;
122
123      WHEN "0010" => -- sub/subu/beq/bne
124          Natavio_May_22_2022_upper_res <= x"00000000";
125          Natavio_May_22_2022_lower_res <= Natavio_May_22_2022_temp2;
126          Natavio_May_22_2022_overflow <= Natavio_May_22_2022_O2;
127          Natavio_May_22_2022_Zero <= Natavio_May_22_2022_Z2;
128          Natavio_May_22_2022_Negative <= Natavio_May_22_2022_N2;
129          Natavio_May_22_2022_Cout <= Natavio_May_22_2022_Cout2;
130
131      WHEN "0011" | "0100" | "0101" | "0110" | "0111" | "1000" | "1001" => -- and/andi/ori/nor/sll/srl/sra
132          Natavio_May_22_2022_upper_res <= x"00000000";
133          Natavio_May_22_2022_lower_res <= Natavio_May_22_2022_temp3;
134
135      WHEN others => -- base case
136          Natavio_May_22_2022_upper_res <= (others => 'Z');
137          Natavio_May_22_2022_lower_res <= (others => 'Z');
138      END CASE;
139  END PROCESS;
140  END arch;
141

```

CPU Controller Unit

This code is a code design for the CPU Controller. As explained throughout the report, this component will extract the current instruction being read and then determine the control signals for the instruction. These control signals will indicate to the CPU what the instruction is and what the desired outputs are to be produced.

```

Natavio_May_22_2022_CPU_Controller.vhd
Compilation Report - Natavio_May_22_2022

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3
4  ENTITY Natavio_May_22_2022_CPU_Controller IS
5  PORT (Natavio_May_22_2022_OPCode : in std_logic_vector (5 DOWNTO 0);
6      Natavio_May_22_2022_Funct : in std_logic_vector (5 DOWNTO 0);
7      Natavio_May_22_2022_ExtOp : out std_logic;
8      Natavio_May_22_2022_ALUctr1 : out std_logic_vector (3 DOWNTO 0);
9      Natavio_May_22_2022_RegWr : out std_logic;
10     Natavio_May_22_2022_RegDst : out std_logic;
11     Natavio_May_22_2022_ALUSrc : out std_logic;
12     Natavio_May_22_2022_MemToReg : out std_logic;
13     Natavio_May_22_2022_MemWr : out std_logic;
14     Natavio_May_22_2022_Branch : out std_logic;
15     Natavio_May_22_2022_Jump : out std_logic);
16  END Natavio_May_22_2022_CPU_Controller;
17
18  ARCHITECTURE arch OF Natavio_May_22_2022_CPU_Controller IS
19  SIGNAL Natavio_May_22_2022_ALU_OP : std_logic_vector (2 DOWNTO 0);
20
21  BEGIN
22      PROCESS(Natavio_May_22_2022_OPCode)
23      BEGIN
24          CASE Natavio_May_22_2022_OPCode IS
25          -- R-Type Instructions
26          WHEN "000000" => -- add/addu/sub/subu/and/nor/sll/srl/sra
27              Natavio_May_22_2022_ALU_OP <= "000";
28              Natavio_May_22_2022_RegWr <= '1';
29              Natavio_May_22_2022_RegDst <= '1';

```



```

30      Natavio_May_22_2022_ExtOp <= '0';
31      Natavio_May_22_2022_ALUSrc <= '0';
32      Natavio_May_22_2022_MemWr <= '0';
33      Natavio_May_22_2022_MemToReg <= '0';
34      Natavio_May_22_2022_Jump <= '0';
35      Natavio_May_22_2022_Branch <= '0';
36
37      -- I-Type Instructions
38      WHEN "000100" | "000101" => -- addi/addiu
39          Natavio_May_22_2022_ALU_OP <= "001";
40          Natavio_May_22_2022_RegWr <= '1';
41          Natavio_May_22_2022_RegDst <= '0';
42          Natavio_May_22_2022_ExtOp <= '1';
43          Natavio_May_22_2022_ALUSrc <= '1';
44          Natavio_May_22_2022_MemWr <= '0';
45          Natavio_May_22_2022_MemToReg <= '0';
46          Natavio_May_22_2022_Jump <= '0';
47          Natavio_May_22_2022_Branch <= '0';
48      WHEN "000110" => -- andi
49          Natavio_May_22_2022_ALU_OP <= "010";
50          Natavio_May_22_2022_RegWr <= '1';
51          Natavio_May_22_2022_RegDst <= '0';
52          Natavio_May_22_2022_ExtOp <= '0';
53          Natavio_May_22_2022_ALUSrc <= '1';
54          Natavio_May_22_2022_MemWr <= '0';
55
56      Natavio_May_22_2022_MemToReg <= '0';
57      Natavio_May_22_2022_Jump <= '0';
58      Natavio_May_22_2022_Branch <= '0';
59      WHEN "000111" => -- ori
60          Natavio_May_22_2022_ALU_OP <= "011";
61          Natavio_May_22_2022_RegWr <= '1';
62          Natavio_May_22_2022_RegDst <= '0';
63          Natavio_May_22_2022_ExtOp <= '0';
64          Natavio_May_22_2022_ALUSrc <= '1';
65          Natavio_May_22_2022_MemWr <= '0';
66          Natavio_May_22_2022_MemToReg <= '0';
67          Natavio_May_22_2022_Jump <= '0';
68          Natavio_May_22_2022_Branch <= '0';
69      WHEN "001000" => -- sw
70          Natavio_May_22_2022_ALU_OP <= "100";
71          Natavio_May_22_2022_RegWr <= '0';
72          Natavio_May_22_2022_RegDst <= '0';
73          Natavio_May_22_2022_ExtOp <= '1';
74          Natavio_May_22_2022_ALUSrc <= '1';
75          Natavio_May_22_2022_MemWr <= '1';
76          Natavio_May_22_2022_MemToReg <= '0';
77          Natavio_May_22_2022_Jump <= '0';
78          Natavio_May_22_2022_Branch <= '0';
79      WHEN "001001" => -- lw
80          Natavio_May_22_2022_ALU_OP <= "101";
81          Natavio_May_22_2022_RegWr <= '1';
82          Natavio_May_22_2022_RegDst <= '0';
83          Natavio_May_22_2022_ExtOp <= '1';
84          Natavio_May_22_2022_ALUSrc <= '1';
85          Natavio_May_22_2022_MemWr <= '0';
86          Natavio_May_22_2022_MemToReg <= '1';
87          Natavio_May_22_2022_Jump <= '0';
88          Natavio_May_22_2022_Branch <= '0';
89      WHEN "001010" | "001011" => -- beq/bne
90          Natavio_May_22_2022_ALU_OP <= "110";
91          Natavio_May_22_2022_RegWr <= '0';
92          Natavio_May_22_2022_RegDst <= '0';
93          Natavio_May_22_2022_ExtOp <= '1';
94          Natavio_May_22_2022_ALUSrc <= '0';
95          Natavio_May_22_2022_MemWr <= '0';
96          Natavio_May_22_2022_MemToReg <= '0';
97          Natavio_May_22_2022_Jump <= '0';
98          Natavio_May_22_2022_Branch <= '1';
99
100      -- J-Type Instruction
101      WHEN "000010" => -- j
102          Natavio_May_22_2022_ALU_OP <= "111";
103          Natavio_May_22_2022_RegWr <= '0';
104          Natavio_May_22_2022_RegDst <= '0';
105          Natavio_May_22_2022_ExtOp <= '0';
106          Natavio_May_22_2022_ALUSrc <= '0';
107          Natavio_May_22_2022_MemWr <= '0';
108          Natavio_May_22_2022_MemToReg <= '0';
109
110      Natavio_May_22_2022_Jump <= '1';
111      Natavio_May_22_2022_Branch <= '0';
112      WHEN others => -- base case
113          Natavio_May_22_2022_ALU_OP <= "zzz";
114          Natavio_May_22_2022_RegWr <= 'Z';
115          Natavio_May_22_2022_RegDst <= 'Z';
116          Natavio_May_22_2022_ExtOp <= 'Z';
117          Natavio_May_22_2022_ALUSrc <= 'Z';
118          Natavio_May_22_2022_MemWr <= 'Z';
119          Natavio_May_22_2022_MemToReg <= 'Z';
120          Natavio_May_22_2022_Jump <= 'Z';
121          Natavio_May_22_2022_Branch <= 'Z';
122
123      END CASE;
124      END PROCESS;

```

```

122 |
123 | PROCESS(Nativio_May_22_2022_ALU_OP, Nativio_May_22_2022_Funct)
124 | BEGIN
125 |     -- R-Type Instructions
126 |     IF (Nativio_May_22_2022_ALU_OP = "000" AND (Nativio_May_22_2022_Funct = "000000" OR
127 |         Nativio_May_22_2022_Funct = "000001")) THEN
128 |         Nativio_May_22_2022_ALUctr1 <= "0000"; -- add/addu
129 |     ELSIF (Nativio_May_22_2022_ALU_OP = "000" AND (Nativio_May_22_2022_Funct = "000010" OR
130 |         Nativio_May_22_2022_Funct = "000011")) THEN
131 |         Nativio_May_22_2022_ALUctr1 <= "0010"; -- sub/subu
132 |     ELSIF (Nativio_May_22_2022_ALU_OP = "000" AND Nativio_May_22_2022_Funct = "000100") THEN
133 |         Nativio_May_22_2022_ALUctr1 <= "0011"; -- and
134 |     ELSIF (Nativio_May_22_2022_ALU_OP = "000" AND Nativio_May_22_2022_Funct = "000101") THEN
135 |         Nativio_May_22_2022_ALUctr1 <= "0110"; -- nor
136 |     ELSIF (Nativio_May_22_2022_ALU_OP = "000" AND Nativio_May_22_2022_Funct = "000110") THEN
137 |         Nativio_May_22_2022_ALUctr1 <= "0111"; -- sll
138 |     ELSIF (Nativio_May_22_2022_ALU_OP = "000" AND Nativio_May_22_2022_Funct = "000111") THEN
139 |         Nativio_May_22_2022_ALUctr1 <= "1000"; -- srl
140 |     ELSIF (Nativio_May_22_2022_ALU_OP = "000" AND Nativio_May_22_2022_Funct = "001000") THEN
141 |         Nativio_May_22_2022_ALUctr1 <= "1001"; -- sra
142 |
143 |     -- I-Type Instructions
144 |     ELSIF (Nativio_May_22_2022_ALU_OP = "001") THEN
145 |         Nativio_May_22_2022_ALUctr1 <= "0001"; -- addi/addiu
146 |     ELSIF (Nativio_May_22_2022_ALU_OP = "010") THEN
147 |         Nativio_May_22_2022_ALUctr1 <= "0100"; -- andi
148 |     ELSIF (Nativio_May_22_2022_ALU_OP = "011") THEN
149 |         Nativio_May_22_2022_ALUctr1 <= "0101"; -- ori
150 |     ELSIF (Nativio_May_22_2022_ALU_OP = "100" OR Nativio_May_22_2022_ALU_OP = "101") THEN
151 |         Nativio_May_22_2022_ALUctr1 <= "0000"; -- sw/lw
152 |     ELSIF (Nativio_May_22_2022_ALU_OP = "110") THEN
153 |         Nativio_May_22_2022_ALUctr1 <= "0010"; -- beq/bne
154 |     END IF;
155 | END PROCESS;
156 | END arch;
157 |

```

CPU Components Package

Now almost all components needed for the CPU have been created. To make the code shorter on the final CPU VHDL file, I made a components package, which contains every single component created.

```

Nativio_May_22_2022_CPU_Controller.vhd  Nativio_May_22_2022_CPU_Components.vhd  Compilation Report - Nativio_May_22_2022_Data_Memory
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3
4  PACKAGE Nativio_May_22_2022_CPU_Components IS
5      -- Data Memory
6      COMPONENT Nativio_May_22_2022_Data_Memory IS
7          PORT (Nativio_May_22_2022_clk      : IN std_logic;
8               Nativio_May_22_2022_wren    : IN std_logic;
9               Nativio_May_22_2022_rden    : IN std_logic;
10              Nativio_May_22_2022_data    : IN std_logic_vector (31 DOWNTO 0);
11              Nativio_May_22_2022_address : IN std_logic_vector (31 DOWNTO 0);
12              Nativio_May_22_2022_out     : OUT std_logic_vector (31 DOWNTO 0));
13      END COMPONENT;
14
15      -- Instruction Register (IR)
16      COMPONENT Nativio_May_22_2022_IR IS
17          PORT (Nativio_May_22_2022_clk      : IN std_logic;
18               Nativio_May_22_2022_wren    : IN std_logic;
19               Nativio_May_22_2022_rden    : IN std_logic;
20               Nativio_May_22_2022_chen    : IN std_logic;
21               Nativio_May_22_2022_Instruction : IN std_logic_vector (31 DOWNTO 0);
22               Nativio_May_22_2022_IR_q    : OUT std_logic_vector (31 DOWNTO 0));
23      END COMPONENT;
24
25      -- Instruction Memory
26      COMPONENT Nativio_May_22_2022_Instruction_Memory IS
27          PORT (Nativio_May_22_2022_inst_addr : IN std_logic_vector (31 DOWNTO 0);
28               Nativio_May_22_2022_opcode    : OUT std_logic_vector (5 DOWNTO 0);
29               Nativio_May_22_2022_RS       : OUT std_logic_vector (4 DOWNTO 0);
30               Nativio_May_22_2022_RT       : OUT std_logic_vector (4 DOWNTO 0);
31               Nativio_May_22_2022_RD       : OUT std_logic_vector (4 DOWNTO 0);
32               Nativio_May_22_2022_shamt    : OUT std_logic_vector (4 DOWNTO 0);
33               Nativio_May_22_2022_funct    : OUT std_logic_vector (5 DOWNTO 0);
34               Nativio_May_22_2022_imm16    : OUT std_logic_vector (15 DOWNTO 0);
35               Nativio_May_22_2022_J_Addr    : OUT std_logic_vector (31 DOWNTO 0);
36               Nativio_May_22_2022_Inst     : OUT std_logic_vector (31 DOWNTO 0));
37      END COMPONENT;
38
39      -- Register File (RF)
40      COMPONENT Nativio_May_22_2022_RF IS
41          PORT (Nativio_May_22_2022_clk      : IN std_logic;
42               Nativio_May_22_2022_wren    : IN std_logic;
43               Nativio_May_22_2022_data    : IN std_logic_vector (31 DOWNTO 0);
44               Nativio_May_22_2022_wr      : IN std_logic_vector (4 DOWNTO 0);
45               Nativio_May_22_2022_rda     : IN std_logic_vector (4 DOWNTO 0);
46               Nativio_May_22_2022_rdB     : IN std_logic_vector (4 DOWNTO 0);
47               Nativio_May_22_2022_qA      : OUT std_logic_vector (31 DOWNTO 0);
48               Nativio_May_22_2022_qB      : OUT std_logic_vector (31 DOWNTO 0));
49      END COMPONENT;
50

```

```

51 -- Program Counter (PC)
52 COMPONENT Natavio_May_22_2022_PC IS
53 PORT (Natavio_May_22_2022_clk : IN std_logic;
54       Natavio_May_22_2022_PC_I : IN std_logic_vector (31 DOWNTO 0);
55       Natavio_May_22_2022_PC_O : OUT std_logic_vector (31 DOWNTO 0));
56 END COMPONENT;
57
58 -- Adder
59 COMPONENT Natavio_May_22_2022_Adder IS
60 PORT (Natavio_May_22_2022_dataa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
61       Natavio_May_22_2022_datab : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
62       Natavio_May_22_2022_result : OUT STD_LOGIC_VECTOR (31 DOWNTO 0));
63 END COMPONENT;
64
65 -- 5-Bit 2:1 MUX
66 COMPONENT Natavio_May_22_2022_5_bits_2_1_Mux IS
67 PORT (Natavio_May_22_2022_A : IN std_logic_vector (4 DOWNTO 0);
68       Natavio_May_22_2022_B : IN std_logic_vector (4 DOWNTO 0);
69       Natavio_May_22_2022_SEL : IN std_logic;
70       Natavio_May_22_2022_out : OUT std_logic_vector (4 DOWNTO 0));
71 END COMPONENT;
72
73 -- 32-Bit 2:1 MUX
74 COMPONENT Natavio_May_22_2022_32_bit_2_1_Mux IS
75 PORT (Natavio_May_22_2022_A : IN std_logic_vector (31 DOWNTO 0);
76       Natavio_May_22_2022_B : IN std_logic_vector (31 DOWNTO 0);
77       Natavio_May_22_2022_SEL : IN std_logic;
78       Natavio_May_22_2022_out : OUT std_logic_vector (31 DOWNTO 0));
79 END COMPONENT;
80
81 -- Sign Extender
82 COMPONENT Natavio_May_22_2022_Sign_Ext IS
83 PORT (Natavio_May_22_2022_16_bits : IN std_logic_vector (15 DOWNTO 0);
84       Natavio_May_22_2022_ExtOp : IN std_logic;
85       Natavio_May_22_2022_32_bits : OUT std_logic_vector (31 DOWNTO 0));
86 END COMPONENT;
87
88 -- Logical Bitwise Operation Unit
89 COMPONENT Natavio_May_22_2022_Logical_Bitwise_Op IS
90 PORT (Natavio_May_22_2022_OP : IN std_logic_vector (3 DOWNTO 0);
91       Natavio_May_22_2022_A : IN std_logic_vector (31 DOWNTO 0);
92       Natavio_May_22_2022_B : IN std_logic_vector (31 DOWNTO 0);
93       Natavio_May_22_2022_Ext : IN std_logic_vector (31 DOWNTO 0);
94       Natavio_May_22_2022_Shamt : IN std_logic_vector (15 DOWNTO 0);
95       Natavio_May_22_2022_Res : OUT std_logic_vector (31 DOWNTO 0));
96 END COMPONENT;
97
98 -- Add/Sub
99 COMPONENT Natavio_May_22_2022_addsub_ZNO IS
100 GENERIC (Natavio_May_22_2022_N : integer := 32);
101 PORT (Natavio_May_22_2022_OP : IN std_logic;
102       Natavio_May_22_2022_A : IN std_logic_vector (Natavio_May_22_2022_N-1 DOWNTO 0);
103       Natavio_May_22_2022_B : IN std_logic_vector (Natavio_May_22_2022_N-1 DOWNTO 0);
104       Natavio_May_22_2022_Result : OUT std_logic_vector (Natavio_May_22_2022_N-1 DOWNTO 0);
105       Natavio_May_22_2022_COUT : OUT std_logic;
106       Natavio_May_22_2022_Overflow, Natavio_May_22_2022_Zero, Natavio_May_22_2022_Negative : OUT std_logic);
107 END COMPONENT;
108
109 -- Arithmetic Logic Unit (ALU)
110 COMPONENT Natavio_May_22_2022_ALU IS
111 PORT (Natavio_May_22_2022_ALUctr1 : IN std_logic_vector (3 DOWNTO 0);
112       Natavio_May_22_2022_Operand1 : IN std_logic_vector (31 DOWNTO 0);
113       Natavio_May_22_2022_Operand2 : IN std_logic_vector (31 DOWNTO 0);
114       Natavio_May_22_2022_upper_res : OUT std_logic_vector (31 DOWNTO 0);
115       Natavio_May_22_2022_lower_res : OUT std_logic_vector (31 DOWNTO 0);
116       Natavio_May_22_2022_Overflow : OUT std_logic;
117       Natavio_May_22_2022_Zero : OUT std_logic;
118       Natavio_May_22_2022_Negative : OUT std_logic;
119       Natavio_May_22_2022_Cout : OUT std_logic);
120 END COMPONENT;
121
122 -- CPU Controller
123 COMPONENT Natavio_May_22_2022_CPU_Controller IS
124 PORT (Natavio_May_22_2022_OPCode : in std_logic_vector (5 DOWNTO 0);
125       Natavio_May_22_2022_Funct : in std_logic_vector (5 DOWNTO 0);
126       Natavio_May_22_2022_ExtOp : out std_logic;
127       Natavio_May_22_2022_ALUctr1 : out std_logic_vector (3 DOWNTO 0);
128       Natavio_May_22_2022_RegWr : out std_logic;
129       Natavio_May_22_2022_RegDst : out std_logic;
130       Natavio_May_22_2022_ALUSrc : out std_logic;
131       Natavio_May_22_2022_MemToReg : out std_logic;
132       Natavio_May_22_2022_MemWr : out std_logic;
133       Natavio_May_22_2022_Branch : out std_logic;
134       Natavio_May_22_2022_Jump : out std_logic);
135 END COMPONENT;
136
137 END Natavio_May_22_2022_CPU_Components;

```

Central Processing Unit (CPU)

This code is a code design for the Single Cycle CPU. It begins by importing the CPU components package I previously made. The input is the clock signal and the result is a 64-bit string. Since this CPU is single cycled, that means that one instruction is carried out each time. The design of the CPU follows that of the diagram in the instructions.

```

Nativio_May_22_2022_CPU_Controller.vhd  Nativio_May_22_2022_CPU_Components.vhd  Nativio_May_22_2022_CPU.vhd  Compilation Report - Nativio_May_22_2022_Data_Memory
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3  USE ieee.numeric_std.all;
4  USE ieee.std_logic_unsigned.all;
5  USE WORK.Nativio_May_22_2022_CPU_Components.all;
6
7  ENTITY Nativio_May_22_2022_CPU IS
8  PORT (Nativio_May_22_2022_clk : in STD_LOGIC;
9        Nativio_May_22_2022_Result : out std_logic_vector (63 DOWNTO 0));
10 END Nativio_May_22_2022_CPU;
11
12 ARCHITECTURE arch OF Nativio_May_22_2022_CPU IS
13 SIGNAL Nativio_May_22_2022_OpCode, Nativio_May_22_2022_Funct : std_logic_vector (5 DOWNTO 0);
14 SIGNAL Nativio_May_22_2022_RS, Nativio_May_22_2022_RT, Nativio_May_22_2022_RD, Nativio_May_22_2022_Shamt : std_logic_vector (4 DOWNTO 0);
15 SIGNAL Nativio_May_22_2022_Imm : std_logic_vector (15 DOWNTO 0);
16 SIGNAL Nativio_May_22_2022_JmpAddr, Nativio_May_22_2022_Instr, Nativio_May_22_2022_IR_Q : std_logic_vector (31 DOWNTO 0);
17
18 -- CPU Controller Control Signals
19 SIGNAL Nativio_May_22_2022_ExtOp, Nativio_May_22_2022_RegWr, Nativio_May_22_2022_RegDst, Nativio_May_22_2022_ALUSrc,
20 Nativio_May_22_2022_MemWr, Nativio_May_22_2022_MemRd, Nativio_May_22_2022_MemToReg, Nativio_May_22_2022_Branch,
21 Nativio_May_22_2022_Jump : std_logic;
22 SIGNAL Nativio_May_22_2022_PCSrc : std_logic;
23 SIGNAL Nativio_May_22_2022_ALUCTrl : std_logic_vector (3 DOWNTO 0);
24
25 -- ALU signals
26 SIGNAL Nativio_May_22_2022_A, Nativio_May_22_2022_B, Nativio_May_22_2022_lower_res, Nativio_May_22_2022_upper_res,
27 Nativio_May_22_2022_BusB : std_logic_vector (31 DOWNTO 0);
28 SIGNAL Nativio_May_22_2022_Overflow, Nativio_May_22_2022_Zero, Nativio_May_22_2022_Negative, Nativio_May_22_2022_Cout : std_logic;
29
30 -- MUX signals
31 SIGNAL Nativio_May_22_2022_Rw : std_logic_vector (4 DOWNTO 0);
32 SIGNAL Nativio_May_22_2022_BusW, Nativio_May_22_2022_NextAddr : std_logic_vector (31 DOWNTO 0);
33
34 -- Data Memory signals
35 SIGNAL Nativio_May_22_2022_Mem_Data : std_logic_vector (31 DOWNTO 0);
36
37 -- Instruction signals
38 SIGNAL Nativio_May_22_2022_ImmExt, Nativio_May_22_2022_ImmExtShft, Nativio_May_22_2022_Adder1, Nativio_May_22_2022_Adder2,
39 Nativio_May_22_2022_PC_0, Nativio_May_22_2022_CurrAddr, Nativio_May_22_2022_CurrAddrTmp : std_logic_vector (31 DOWNTO 0);
40
41 BEGIN
42   Nativio_May_22_2022_Program_Count : Nativio_May_22_2022_PC PORT MAP (Nativio_May_22_2022_clk, Nativio_May_22_2022_CurrAddr,
43   Nativio_May_22_2022_NextAddr);
44
45   Nativio_May_22_2022_Inst_Mem : Nativio_May_22_2022_Instruction_Memory PORT MAP (Nativio_May_22_2022_NextAddr, Nativio_May_22_2022_OpCode,
46   Nativio_May_22_2022_RS, Nativio_May_22_2022_RT,
47   Nativio_May_22_2022_RD, Nativio_May_22_2022_Shamt,
48   Nativio_May_22_2022_Funct, Nativio_May_22_2022_Imm,
49   Nativio_May_22_2022_JmpAddr, Nativio_May_22_2022_Instr);
50
51   Nativio_May_22_2022_InstReg : Nativio_May_22_2022_IR PORT MAP (Nativio_May_22_2022_clk, '1', '1', '1', Nativio_May_22_2022_Inst,
52   Nativio_May_22_2022_IR_Q);
53
54   Nativio_May_22_2022_CPUC : Nativio_May_22_2022_CPU_Controller PORT MAP (Nativio_May_22_2022_OpCode, Nativio_May_22_2022_Funct,
55   Nativio_May_22_2022_ExtOp, Nativio_May_22_2022_ALUCTrl,
56   Nativio_May_22_2022_RegWr, Nativio_May_22_2022_RegDst,
57   Nativio_May_22_2022_MemWr, Nativio_May_22_2022_MemRd,
58   Nativio_May_22_2022_MemToReg, Nativio_May_22_2022_Branch,
59   Nativio_May_22_2022_Jump);
60
61   Nativio_May_22_2022_MUX0 : Nativio_May_22_2022_5_bits_2_1_Mux PORT MAP (Nativio_May_22_2022_RT, Nativio_May_22_2022_RD,
62   Nativio_May_22_2022_RegDst, Nativio_May_22_2022_Rw);
63
64   Nativio_May_22_2022_RegF : Nativio_May_22_2022_RF PORT MAP (Nativio_May_22_2022_clk, Nativio_May_22_2022_RegWr, Nativio_May_22_2022_RS,
65   Nativio_May_22_2022_Rw, Nativio_May_22_2022_RegDst,
66   Nativio_May_22_2022_A, Nativio_May_22_2022_BusB);
67
68   Nativio_May_22_2022_MUX1 : Nativio_May_22_2022_32_bit_2_1_Mux PORT MAP (Nativio_May_22_2022_BusB, Nativio_May_22_2022_ImmExt,
69   Nativio_May_22_2022_ALUSrc, Nativio_May_22_2022_B);
70
71   Nativio_May_22_2022_ALU_P : Nativio_May_22_2022_ALU PORT MAP (Nativio_May_22_2022_ALUCTrl, Nativio_May_22_2022_A, Nativio_May_22_2022_B,
72   Nativio_May_22_2022_upper_res, Nativio_May_22_2022_lower_res,
73   Nativio_May_22_2022_Overflow, Nativio_May_22_2022_Zero,
74   Nativio_May_22_2022_Negative, Nativio_May_22_2022_Cout);
75
76   Nativio_May_22_2022_PCSrc <= Nativio_May_22_2022_Branch AND Nativio_May_22_2022_Zero;
77
78   Nativio_May_22_2022_DM : Nativio_May_22_2022_Data_Memory PORT MAP (Nativio_May_22_2022_clk, Nativio_May_22_2022_MemWr, Nativio_May_22_2022_MemRd,
79   Nativio_May_22_2022_BusB, Nativio_May_22_2022_upper_res,
80   Nativio_May_22_2022_Mem_Data);
81
82   Nativio_May_22_2022_MUX2 : Nativio_May_22_2022_32_bit_2_1_Mux PORT MAP (Nativio_May_22_2022_lower_res, Nativio_May_22_2022_Mem_Data,
83   Nativio_May_22_2022_MemToReg, Nativio_May_22_2022_BusW);
84
85   Nativio_May_22_2022_SignExt : Nativio_May_22_2022_Sign_Ext PORT MAP (Nativio_May_22_2022_Imm, Nativio_May_22_2022_ExtOp,
86   Nativio_May_22_2022_ImmExt);
87
88   Nativio_May_22_2022_ImmExtShft <= to_stdlogicvector(to_bitvector(Nativio_May_22_2022_ImmExt) sll 2);
89
90   Nativio_May_22_2022_PC_Add : Nativio_May_22_2022_Adder PORT MAP (Nativio_May_22_2022_NextAddr, x"00000004", Nativio_May_22_2022_Adder1);
91
92   Nativio_May_22_2022_Branch_Add : Nativio_May_22_2022_Adder PORT MAP (Nativio_May_22_2022_Adder1, Nativio_May_22_2022_ImmExtShft,
93   Nativio_May_22_2022_Adder2);
94
95   Nativio_May_22_2022_MUX3 : Nativio_May_22_2022_32_bit_2_1_Mux PORT MAP (Nativio_May_22_2022_Adder1, Nativio_May_22_2022_Adder2,
96   Nativio_May_22_2022_PCSrc, Nativio_May_22_2022_CurrAddrTmp);
97
98   Nativio_May_22_2022_MUX4 : Nativio_May_22_2022_32_bit_2_1_Mux PORT MAP (Nativio_May_22_2022_CurrAddrTmp, Nativio_May_22_2022_JmpAddr,
99   Nativio_May_22_2022_Jump, Nativio_May_22_2022_PC_0);
100
101   Nativio_May_22_2022_Result(63 DOWNTO 32) <= Nativio_May_22_2022_upper_res;
102   Nativio_May_22_2022_Result(31 DOWNTO 0) <= Nativio_May_22_2022_lower_res;
103
104 END arch;

```

Compiling

Tasks | Compilation

Task
Compile Design
Analysis & Synthesis
Fitter (Place & Route)
Assembler (Generate program)
Timing Analysis

```

90  Nativio_May_22_2022_PC_Add : Nativio_May_22_2022_Adder PORT MAP (Nat
91
92  Nativio_May_22_2022_Branch_Add : Nativio_May_22_2022_Adder PORT MA
93
94
95  Nativio_May_22_2022_MUX3 : Nativio_May_22_2022_32_bit_2_1_Mux PORT
96
97
98  Nativio_May_22_2022_MUX4 : Nativio_May_22_2022_32_bit_2_1_Mux PORT
99
100
101  Nativio_May_22_2022_Result(63 DOWNT0 32) <= Nativio_May_22_2022_uppe
102  Nativio_May_22_2022_Result(31 DOWNT0 0) <= Nativio_May_22_2022_Lower
103  END arch;
104

```

Messages

Type	ID	Message
Warning	332140	No Hold paths to report
Warning	332140	No Recovery paths to report
Warning	332140	No Removal paths to report
Warning	332148	Timing requirements not met
Warning	332146	worst-case minimum pulse width slack is -0.091
Warning	332154	The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Warning	332140	No Setup paths to report
Warning	332140	No Hold paths to report
Warning	332140	No Recovery paths to report
Warning	332140	No Removal paths to report
Warning	332148	Timing requirements not met
Warning	332146	worst-case minimum pulse width slack is -0.091
Warning	332102	Design is not fully constrained for setup requirements
Warning	332102	Design is not fully constrained for hold requirements
Warning	293000	Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
Warning	293000	Quartus Prime Full Compilation was successful. 0 errors, 40 warnings

System | Processing (132)

Simulations

To test the CPU design, we are to execute the following expression in both platforms:

$$Z = \sum_{k=1}^5 X_k$$

MIPS Code & Simulation

The following is my MIPS code to add 5 numbers from 1 to 5. So for this code I essentially added all numbers from 1 to 5 at a time using addi.

Testing.asm

```

1  .text
2  .globl main
3
4  main:
5  addi $s0, $s0, 1    # add $s0 by 1
6  addi $s0, $s0, 2    # add $s0 by 2
7  addi $s0, $s0, 3    # add $s0 by 3
8  addi $s0, $s0, 4    # add $s0 by 4
9  addi $s0, $s0, 5    # add $s0 by 5

```

Text Segment


Bkpt	Address	Code	Basic
<input type="checkbox"/>	0x00400000	0x22100001	addi \$16,\$16,0x0000... 5: addi \$s0, \$s0, 1 # add \$s0 by 1
<input type="checkbox"/>	0x00400004	0x22100002	addi \$16,\$16,0x0000... 6: addi \$s0, \$s0, 2 # add \$s0 by 2
<input type="checkbox"/>	0x00400008	0x22100003	addi \$16,\$16,0x0000... 7: addi \$s0, \$s0, 3 # add \$s0 by 3
<input type="checkbox"/>	0x0040000c	0x22100004	addi \$16,\$16,0x0000... 8: addi \$s0, \$s0, 4 # add \$s0 by 4
<input type="checkbox"/>	0x00400010	0x22100005	addi \$16,\$16,0x0000... 9: addi \$s0, \$s0, 5 # add \$s0 by 5

In these screenshots I show how the value of \$s0 changes from 0x0 to 0x037 which is 55 in decimal. This code clearly works as all numbers from 1 to 10 added result in 55.


Registers			Registers		
Coproc 1			Coproc 0		
Name	Number	Value	Name	Number	Value
\$zero	0	0x00000000	\$zero	0	0x00000000
\$at	1	0x00000000	\$at	1	0x00000000
\$v0	2	0x00000000	\$v0	2	0x00000000
\$v1	3	0x00000000	\$v1	3	0x00000000
\$a0	4	0x00000000	\$a0	4	0x00000000
\$a1	5	0x00000000	\$a1	5	0x00000000
\$a2	6	0x00000000	\$a2	6	0x00000000
\$a3	7	0x00000000	\$a3	7	0x00000000
\$t0	8	0x00000000	\$t0	8	0x00000000
\$t1	9	0x00000000	\$t1	9	0x00000000
\$t2	10	0x00000000	\$t2	10	0x00000000
\$t3	11	0x00000000	\$t3	11	0x00000000
\$t4	12	0x00000000	\$t4	12	0x00000000
\$t5	13	0x00000000	\$t5	13	0x00000000
\$t6	14	0x00000000	\$t6	14	0x00000000
\$t7	15	0x00000000	\$t7	15	0x00000000
\$s0	16	0x00000000	\$s0	16	0x0000000f
\$s1	17	0x00000000	\$s1	17	0x00000000

ModelSim Simulation

In order to simulate the CPU design I used ModelSim. I created a new project and titled it Nativio_May_22_2022_Final_Lab_Test.



Then I added all vhd files from the project into the ModelSim Project. Then, I compiled it to make sure that all files are working in ModelSim.



The desired instructions loaded into the Instruction Memory component can be seen in the screenshot below.

```
BEGIN
Natavio_May_22_2022_mem_arr(0) <= x"10100001"; -- addi $s0, 1
Natavio_May_22_2022_mem_arr(4) <= x"12100002"; -- addi $s0, 2
Natavio_May_22_2022_mem_arr(8) <= x"12100003"; -- addi $s0, 3
Natavio_May_22_2022_mem_arr(12) <= x"12100004"; -- addi $s0, 4
Natavio_May_22_2022_mem_arr(16) <= x"12100005"; -- addi $s0, 5
```

I know that these instructions are the same as my instructions in MIPS by breaking it down. Once again, looking at the I-type instruction format and the addi formula ($R[rt] = R[rs] + \text{SignExtImm}$), we can see that

- 10100001: 0001000000001000000000000000000001
 - OPCode: 000100 -> addi which is an I-type instruction
 - RS: 00000 -> register address 0x0 which is loaded with 0x0 by default
 - RT: 10000 -> register address 0xF which is loaded with 0x0 by default
 - Imm: 0000000000000001 -> 0x1
- 12100002: 000100100001000000000000000000010
 - OPCode: 000100 -> addi which is an I-type instruction
 - RS: 10000 -> register address 0xF which is now loaded with 0x1
 - RT: 10000 -> register address 0xF which is now loaded with 0x1
 - Imm: 0000000000000010 -> 0x2
- 12100003: 000100100001000000000000000000011
 - OPCode: 000100 -> addi which is an I-type instruction
 - RS: 10000 -> register address 0xF which is now loaded with 0x3
 - RT: 10000 -> register address 0xF which is now loaded with 0x3
 - Imm: 0000000000000010 -> 0x3
- 12100004: 0001001000010000000000000000000100
 - OPCode: 000100 -> addi which is an I-type instruction
 - RS: 10000 -> register address 0xF which is now loaded with 0x6
 - RT: 10000 -> register address 0xF which is now loaded with 0x6
 - Imm: 0000000000000010 -> 0x4
- 12100005: 0001001000010000000000000000000101
 - OPCode: 000100 -> addi which is an I-type instruction
 - RS: 10000 -> register address 0xF which is now loaded with 0xA
 - RT: 10000 -> register address 0xF which is now loaded with 0xA
 - Imm: 0000000000000010 -> 0x5

After this instruction is executed, 0xA is added by the immediate 0x5, which results in 15 or 0xF in hexadecimal. Therefore giving us the correct result of adding all numbers from 1 to 5. This is reflected in the simulation waveform below. Since I am using addi instructions, there is no need to set any initial data into the memory. Instead the instruction will access the data in the RS memory and RT memory, which by default start with the value 0x00000000. Then, I loaded the first instruction to the Program Counter (PC). In the screenshot below, this is the CurrAdder signal. I began by loading it with instruction 0 as per the screenshot above. The CPU is designed to fetch the instruction taken from the instruction memory and load it into the Instruction Register (IR), as shown in the Inst signal.

