

## School of Electrical Engineering and Computer Science

CptS260: Introduction to Computer Architecture - Fall 2015

Midterm 2 (Duration: 60 Minutes)

**November 13, 2015** 

NAME: Solution

ID: (2)

## *Notes:*

- (A) This test includes 4 questions each with 25 points.
- (B) You may bring a double-side letter-size cheat-sheet and a calculator to the test. No other resources are allowed! In particular, NO textbook, lecture notes, internet access, smartphone usage, ...etc are allowed!
- (C) Make sure to write your name and WSU ID down on all pages.
- (D) You may use both sides of each page if needed!

1. The following MIPS assembly code is expected to implement the 'for' loop mentioned below. There are four mistakes in the assembly code that you need to find. Assume that the base address of array 'A' is in register \$s0. Find the mistakes and write correct instruction with correct arguments for each.


```
for (i=0; i<100; i++)
  A[i] = 256;
      $t0, $s0
      $t1, 100d
                           sll $t1, $t1, 2
x sll $t1, $t1, 41 -
  add $t1, $t1, $s0
  ori $t2, $zero, 256d
top:
x sltu $t3, $s0, $t1
  beq $t3, $zero, done
       $t2, 12($t0) ___ sw $t2, 0 ($t<sub>0</sub>)
x addi $t0, $t0, 1
                     > addi sto, sto, 4
  j top
done:
```

## 2. Consider the following Boolean expression:

$$F = \overline{A}\,\overline{B}\,\overline{C} + A\,\overline{B}\,\overline{C} + \overline{A}\,B\,\overline{C}$$

Assume that you are allowed to use only these gates: NOT, 2-input AND, 2-input OR to design the digital circuit for 'F'. Furthermore, assume that the latency of each gate is 2 ns.

- a. Draw equivalent digital circuit for non-simplified function 'F'.
- b. What is the overall latency of the circuit in part (a)?
- c. Simplify function 'F' as much as possible.
- d. Draw equivalent digital circuit for the simplified function.
- e. What is the overall latency of the simplified circuit?




C) 
$$F = \overline{ABC} + \overline{ABC} + \overline{ABC} = \overline{C}(\overline{AB} + \overline{AB} + \overline{AB})$$

$$= \overline{C}(\overline{A}(B+B) + \overline{AB}) = \overline{C}(\overline{A} + \overline{AB}) = \overline{C}(\overline{A} + \overline{AB})$$

$$= \overline{C}(\overline{A+B}) = \overline{CA} + \overline{CB}$$

$$= \overline{C}(\overline{A+B}) = \overline{C}(\overline{A+B})$$

3. Consider the following simple single cycle MIPS architecture and instruction format, which is the same architecture discussed in the class.



Instruction Format for R-Type, I-Type, and Jump instructions

R	opcode	rs	rt	rd	shamt	funct
	31 26	25 21	20 16	15 11	10 6	5 0
I	opcode	rs	rt		immediate	
	31 26	25 21	20 16	15	T W	0
J	opcode			address		
	31 26	25				0

1 342.45 16 6112

a. Assume that the following instruction is in the datapath to execute. The instruction is located in address 1000d (i.e., address 1000 decimal) in the instruction memory. We also know that \$t1 = 10d, and \$t2 = 24d.

BEQ \$t1, \$t2, 10

- What is the value of PC after this instruction is executed.
- What is the value of selection pin for each multiplexer in the datapath (0 or 1). The MUXs are labeled as M1, M2, M3, and M4.

Condition is not right 
$$\Rightarrow$$
 Branch is not taken  $\Rightarrow$  PC  $\Rightarrow$  PC + 4

1000 d + 4d = 100 4 d = 1111101100 b

ALU operation is substraction of \$11 and \$12 \rightarrow M2 sel is Q Branch is not taken \rightarrow M3, M4 should take PC+4 as the next value of PC \rightarrow M3, M4 sel's should be Q (both)

b. Specify the value of each control signal listed in the following table during execution of each instruction listed in the first column.

Instruction	RegDst	Branch	MemRead	MemtoReg	MemWrite	AluSrc	RegWrite
add \$9, \$7, \$8	1	0		0		3	1
lw \$5, 10(\$8)	O	0	4	1	, 0	1	1
sw \$4, 0(\$3)	X	0	0	X	1	1	O