
CPT_S 260 Intro to Computer Architecture Lecture 29


Single Cycle MIPS Control March 28, 2022

Ganapati Bhat
School of Electrical Engineering and Computer Science
Washington State University


Recap: Branch Instructions



Recap: R-Type/Load/Store Datapath



Recap: Full Datapath




Recap: ALU Control

ALU used for

– Load/Store: F = add

– Branch (e.g., beq): F = subtract


R-type: F depends on funct field




ALU control	Function				
0000	AND				
0001	OR				
0010	add				
0110	subtract				
0111	set-on-less-than				
1100	NOR				

The Main Control Unit


Control signals derived from instruction




Datapath with Control




R-Type Instruction




Load Instruction



Branch Instructions



BEQ Instruction




Implementing Jumps

 Jump
 2
 address

 31:26
 25:0

- Jump uses word address
- Update PC with concatenation of
 - Top 4 bits of old PC + 26-bit jump address + 00
- Need an extra control signal decoded from opcode

Datapath with Jumps Added



Performance Issues

- Longest delay determines clock period
 - Critical path: load instruction
 - Instruction memory \rightarrow register file \rightarrow ALU \rightarrow data memory \rightarrow register file
- Not feasible to vary period for different instructions
- Violates design principle
 - Making the common case fast
- We will improve performance by pipelining

Example 1

8. [5 points] In the snippet of MIPS assembler code below, how many times is instruction memory accessed? How many times is data memory accessed? (Count only accesses to memory, not registers.)

```
lw $v1, 0($a0)
addi $v0, $v0, 1
sw $v1, 0($a1)
addi $a0, $a0, 1
```

Example #2: True/False Question

- The 'beq' instruction always modifies the program counter register (PC).
 - True
 - PC = PC+4 even if $r1 \neq r2$
 - PC always advances (PC+4) during execution of this instruction.

Example #3: True/False Question

- The 'add' instruction does not modify the PC.
 - False
 - PC = PC+4
 - PC always advances (PC+4) during execution of this instruction.

Example #4: True/False Question

- The 'jal' instruction always modifies the PC.
 - True
 - The 'jal' instruction is an 'unconditional branch'. Thus, the PC should be modified to include target branch address.


Example #5: True/False Question

- The instruction 'beq \$1,\$2,1' will advance the PC by one word if [\$1]=[\$2]. (note: [] indicates content of the register)
 - False
 - $PC = PC+4 + 4 \times 1$
 - The PC will change to PC+4 + 4 x 1 which is not essentially one word (4 bytes) change.

This example focuses on MIPS single cycle architecture discussed before!

This example continues on next slide (parts c,d,e,f)!

 Consider the following simple single cycle MIPS architecture, which is the same architecture discussed in the class.



a. What is the value (i.e., '0', '1', 'x') of each one of the following control signals during execution of 'ADD' instruction?


b. What is the value (i.e., '0', '1', 'x') of each one of the following control signals during execution of 'J' instruction?

Continued from previous slide! (single cycle MIPS architecture)

```
c. What is the value (i.e., '0', '1', 'x') of each one of the following control signals during
         execution of 'BEQ' instruction?
      RegDst = X
                                                      Jumo =
      Branch = 1
                                                       MenRead = 7
      MemtoReg - X
                                                       MenWrite =
      AluSrc = 1
                                                       RegWrite = 0
      d. What is the value (i.e., '0', '1', 'x') of each one of the following control signals during
         execution of 'SW' instruction?
      RegDst = X
                                                      Juma = 0
      Branch = 0
                                                       MenRead =
      MemtoReg = X
                                                       Men Write =
      AluSrc =
                                                       RegWrite = 0
      e. Assume instruction "J 1012d" is located in address 1000d (i.e., address 1000 decimal)
         in the instruction memory. What is the value of PC in decimal after this instruction is
       T address (Instruction [25-0]):
                  -> DIZd = 00. 01111110100
      we snift left the above number by 2:
      00.00111111010000
      Finally, we should concatenate the four most significant but of this value
Ft+48 = 100# at $ 00...0 | | | 10100 - Four most significant bits are '0000'
     PC naw = 000000 - 0 111111010000 = 40482
      f. Assume instruction "BEQ $t1, $t2, 10d" is located in address 1000d (i.e., address 1000
         decimal) in the instruction memory. We also know that $t1 = 10d, and $t2 = 10d. What is
         the value of PC in decimal after this instruction is executed.
    For BED, we should eneck the condition, if it is true (as it here), we should
    calculate the new value for PC using the relative PC addressing:
    Penew = Sign-extend (branch address) <2 + (fc old +4)
   branch address = 10d = 00...01010
   snif leat
  by 2, 00...0 101000
 PC + 4 = 1004d = 80...0111101100
 Panew = 00...01010 + 00...01111101100
```

This example continues on next slide!

3. Consider the following simple single cycle MIPS architecture and instruction format, which is the same architecture discussed in the class.



Instruction Format for R-Type, I-Type, and Jump instructions

1	opcod	de	rs		rt		rd		sham	t	funct	
	31	26 25	2	1 20		16 1	5	11	10	6.5		(
	opcoo	de	rs		rt				immed	liate		
	31	26 25	21	20		16 1	5					-0
	opcod	le			Kerila III		addres	SS				
	31	26 25										0

Continued from previous slide!

a. Assume that the following instruction is in the datapath to execute. The instruction is located in address 1000d (i.e., address 1000 decimal) in the instruction memory. We also know that \$t1 = 10d, and \$t2 = 24d.

BEQ \$t1, \$t2, 10

- . What is the value of PC after this instruction is executed
- What is the value of selection pin for each multiplexer in the datapath (0 or 1). The MUXs are labeled as M1, M2, M3, and M4.

b. Specify the value of each control signal listed in the following table during execution of each instruction listed in the first column.

Instruction	RegDst	Branch	MemRead	MemtoReg	MemWrite	AluSrc	RegWrite
add \$9, \$7, \$8	1	0		0		9	1
lw \$5, 10(\$8)	0	0	1	1	. 0	1	1
sw \$4, 0(\$3)	X	0	0	X	1	1	0

23