

School of Electrical Engineering and Computer Science Introduction to Computer Architecture, Fall 2016

Midterm #2 November 9, 2016 Duration: 60 minutes


NAME: ID:

	Points	Earned
Problem 1	40	
Problem 2	30	
Problem 3	30	
Problem 4 (Bonus)	10	
Total	110	

Notes:

- You may bring a double-sided letter-size cheat-sheet and a calculator to the test. No other resources are allowed! In particular, NO textbook, lecture notes, internet access, smartphone usage, etc. are allowed!
- Make sure to write your name and WSU ID down on all pages.
- You may use both sides of each page if needed!
- Show your work for each question. Even if you do not know exact answer to a question, show your work to get partial credit.
- MIPS reference data is provided on the last page of this test.

1. Consider the following simple single cycle MIPS architecture, which is the same architecture discussed in the class.



a. What is the value (i.e., '0', '1', 'x') of each one of the following control signals during execution of 'ADD' instruction?

b. What is the value (i.e., '0', '1', 'x') of each one of the following control signals during execution of 'J' instruction?

Jump = I
MemRead = 0
MemWrite = (
RegWrite =

	value (i.e., '0', '1', 'x') of each 'BEQ' instruction?	n one of the following contro	l signals during	
RegDst = X	BEQ instruction:	Juma -	0	
Branch = 1		Jump = MemRead :		
MemtoReg = X		MemWrite		
AluSrc = 0		RegWrite =	V	
Alusic – U		Reg write -	. 0	
	value (i.e., '0', '1', 'x') of each 'SW' instruction?	n one of the following contro	I signals during	
$RegDst = \chi$		Jump =)	
Branch = 0		MemRead :	= 0	
MemtoReg = X		MemWrite	= 1	
AluSrc =		RegWrite =		
in the instruction in the instru	ruction "J 1012d" is located action memory. What is the value (Instruction [25-0])	ue of PC in decimal after this	ess 1000 decimal) instruction is	
0	- NIZCI - VIII	hits		
J 1012d \rightarrow 1012d = 000111110100 we snift left the above number by 2:				
00011111010000				
Finally we should concatenate the four most significant bit of this value: 12 bits 12 bits 10 bits 100000000000000000000000000000000000				
PC new = 0	000000-0111111	010000 = 4048	4	
decimal) in t	ruction "BEQ \$t1, \$t2, 10d" in the instruction memory. We also PC in decimal after this instruction.	so know that $$t1 = 10d$, and $$t = 10d$		
For Bio, we should eneck the condition, if it is true (as it here), we should				
calculate the new value for PC using the relative PC addressing;				
Penew = Sign	n-extend (branch add	truction (15-0) next lies) <2 + (PCOID	instruction +4)	
branch address	s = 10d = 000	ioin sign-extend		
snif left 26 by 2	0 101000 22bits	$ ess \leqslant 2 + (Pcold)$ $ ss = sign - extend$ $ osc = 1000$ $ osc = 26$	0 1010 bits	
24	0 101000			
PC + 4 =	1004 = 00.0111	1101100	00010030010100	
Penew = 00	.01010 + 0001	111101100	THE THE WAY WAY WAY	

3. Consider the following Boolean expression:

$$F = (\bar{A} + AB) [(A + A)B + A\bar{B}]$$

Assume that you are allowed to use only these three gate types: NOT, 2-input AND, 2-input OR to design the digital circuit for 'F' although you are not required to use all the three types. Furthermore, assume that the latency of each gate is 500 ps (i.e., 500 picoseconds).

- a. Simplify function 'F' as much as possible. What is the final simplified expression of 'F'?
- b. Draw equivalent digital circuit for the simplified function.

b. Draw equivalent digital circuit for the simplified function.

c. What is the overall latency of the simplified circuit?


$$A = A = A$$

$$A = A = A$$

$$A = A = A$$

$$A = A = A$$


$$A = A$$



c. latency =
$$1 \times 500 \text{ ps} = 500 \text{ ps}$$

one gate

- 4. (Bonus Question) The following figure shows a sequential circuit with three D Flip Flops with a common input clock. Note that the inverted output of the last flip-flop (\bar{Q}_0) is connected to the input of the first flip-flop (D input of the far left flip flop). Assume that the flip flops are initialized at '1'. That is, $Q_2 = Q_1 = Q_0 = 1$ during Cycle 0. This means the output of this circuit is initially $Q_2Q_1Q_0 =$ '111'.
 - a. Compute the value of each output signal $(Q_2, Q_1, \text{ and } Q_0)$ for 10 cycles using the table below.
 - b. Convert the 3-bit binary Q₂Q₁Q₀ to its equivalent decimal in the table.
 - c. How many unique output states (i.e., Q2Q1Q0) does this circuit produce after the initial state?



* The output of each D flip Flop is its input from the previous cycle *