MIPS Reference Data

1	

CORE INSTRUCTI	CORE INSTRUCTION SET OPCODE								
		FOR-		/ FUNCT					
NAME, MNEMO		MAT		(1)	(Hex)				
Add	add	R	R[rd] = R[rs] + R[rt]	` ′	0 / 20 _{hex}				
Add Immediate	addi	I	R[rt] = R[rs] + SignExtImm	(1,2)	8 _{hex}				
Add Imm. Unsigned		I	R[rt] = R[rs] + SignExtImm	(2)	9 _{hex}				
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]		0 / 21 _{hex}				
And	and	R	R[rd] = R[rs] & R[rt]		0 / 24 _{hex}				
And Immediate	andi	I	R[rt] = R[rs] & ZeroExtImm	(3)	c_{hex}				
Branch On Equal	beq	I	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4)	4 _{hex}				
Branch On Not Equal	bne	I	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	5 _{hex}				
Jump	j	J	PC=JumpAddr	(5)	2 _{hex}				
Jump And Link	jal	J	R[31]=PC+8;PC=JumpAddr	(5)	3_{hex}				
Jump Register	jr	R	PC=R[rs]		0 / 08 _{hex}				
Load Byte Unsigned	lbu	Ι	R[rt]={24'b0,M[R[rs] +SignExtImm](7:0)}	(2)	$24_{ m hex}$				
Load Halfword Unsigned	lhu	I	R[rt]={16'b0,M[R[rs] +SignExtImm](15:0)}	(2)	25 _{hex}				
Load Linked	11	I	R[rt] = M[R[rs] + SignExtImm]	(2,7)	$30_{ m hex}$				
Load Upper Imm.	lui	I	$R[rt] = \{imm, 16'b0\}$		f_{hex}				
Load Word	lw	I	R[rt] = M[R[rs] + SignExtImm]	(2)	$23_{\rm hex}$				
Nor	nor	R	$R[rd] = \sim (R[rs] \mid R[rt])$		0 / 27 _{hex}				
Or	or	R	R[rd] = R[rs] R[rt]		0 / 25 _{hex}				
Or Immediate	ori	I	R[rt] = R[rs] ZeroExtImm	(3)	d _{hex}				
Set Less Than	slt	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0		0 / 2a _{hex}				
Set Less Than Imm.	slti	I	R[rt] = (R[rs] < SignExtImm)? 1		a _{hex}				
Set Less Than Imm. Unsigned	sltiu	I	R[rt] = (R[rs] < SignExtImm) $? 1: 0$	(2,6)	b _{hex}				
Set Less Than Unsig.	sltu	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0		0 / 2b _{hex}				
Shift Left Logical	sll	R	$R[rd] = R[rt] \ll shamt$	(-)	0 / 00 _{hex}				
Shift Right Logical	srl	R	R[rd] = R[rt] >>> shamt		0 / 02 _{hex}				
			M[R[rs]+SignExtImm](7:0) =						
Store Byte	sb	I	R[rt](7:0)	(2)	28 _{hex}				
Store Conditional	sc	Ι	$\begin{aligned} M[R[rs]+SignExtImm] &= R[rt]; \\ R[rt] &= (atomic) ? 1:0 \end{aligned}$	(2,7)	38 _{hex}				
Store Halfword	sh	I	M[R[rs]+SignExtImm](15:0) = R[rt](15:0)	(2)	$29_{\rm hex}$				
Store Word	SW	I	M[R[rs]+SignExtImm] = R[rt]	(2)	2b _{hex}				
Subtract	sub	R	R[rd] = R[rs] - R[rt]	(1)	0 / 22 _{hex}				
Subtract Unsigned	subu	R	R[rd] = R[rs] - R[rt]		0 / 23 _{hex}				
(1) May cause overflow exception (2) SignExtImm = { 16{immediate[15]}, immediate } (3) ZeroExtImm = { 16{Ib'0}, immediate } (4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 } (5) JumpAddr = { PC+4[31:28], address, 2'b0 } (6) Operands considered unsigned numbers (vs. 2's comp.) (7) Atomic test&set pair, R[rt] = 1 if pair atomic, 0 if not atomic									
BASIC INSTRUCTI	ON EO	BM A	TC						

BASIC INSTRUCTION FORMATS

R	opcode	rs	rt	rd	shamt	funct		
	31 26	25 21	20 16	15 11	10 6	5 0		
I	opcode	rs	rt		immediate			
	31 26	25 21	20 16	15		0		
J	opcode		address					
	31 26	25				0		

Copyright 2009 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 4th ed.

ARITHMETIC CORE INSTRUCTION SET

Animilatio	TE IIV	Inu	(2)	OFCODE
				/ FMT /FT
		FOR-	•	/ FUNCT
NAME, MNEMO	ONIC	MAT	OPERATION	(Hex)
Branch On FP True		FI	if(FPcond)PC=PC+4+BranchAddr (4)	11/8/1/
Branch On FP False	bclf	FI	if(!FPcond)PC=PC+4+BranchAddr(4)	11/8/0/
Divide	div	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]	0//-1a
Divide Unsigned	divu	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] (6)	0///1b
FP Add Single	add.s	FR	F[fd] = F[fs] + F[ft]	11/10//0
FP Add Double	add.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} + {F[ft],F[ft+1]}$	11/11//0
FP Compare Single	cx.s*	FR	$\{F[tt], F[tt+1]\}$ $FPcond = (F[fs] op F[ft])? 1:0$	11/10//y
FP Compare Double	cx.d*	FR	FPcond = $({F[fs],F[fs+1]})$ op ${F[ft],F[ft+1]})$? 1:0	11/11//y
* (x is eq, lt, c			==, <, or <=) (y is 32, 3c, or 3e)	
FP Divide Single	div.s	FR	F[fd] = F[fs] / F[ft]	11/10//3
FP Divide Double	div.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} / {F[ft],F[ft+1]}$	11/11//3
FP Multiply Single	mul.s	FR	F[fd] = F[fs] * F[ft]	11/10//2
FP Multiply	mul.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} *$	11/11//2
Double	mu1.a	гк	{F[ft],F[ft+1]}	11/11//2
FP Subtract Single	sub.s	FR	F[fd]=F[fs] - F[ft]	11/10//1
FP Subtract Double	sub.d	FR	$ \begin{aligned} \{F[fd], F[fd+1]\} &= \{F[fs], F[fs+1]\} - \\ \{F[ft], F[ft+1]\} \end{aligned} $	11/11//1
Load FP Single	lwc1	I	F[rt]=M[R[rs]+SignExtImm] (2)	31//
Load FP Double	ldc1	Ι	$\begin{aligned} &F[rt]=M[R[rs]+SignExtImm];\\ &F[rt+1]=M[R[rs]+SignExtImm+4] \end{aligned} \tag{2}$	35//
Move From Hi	mfhi	R	R[rd] = Hi	0 ///10
Move From Lo	mflo	R	R[rd] = Lo	0 ///12
Move From Control	l mfc0	R	R[rd] = CR[rs]	10 /0//0
Multiply	mult	R	$\{Hi,Lo\} = R[rs] * R[rt]$	0//-18
Multiply Unsigned	multu	R	$\{Hi,Lo\} = R[rs] * R[rt] $ (6)	0///19
Shift Right Arith.	sra	R	R[rd] = R[rt] >> shamt	0//-3
Store FP Single	swc1	I	M[R[rs]+SignExtImm] = F[rt] (2)	39//
Store FP Double	sdc1	Ι	$\begin{split} &M[R[rs] + SignExtImm] = F[rt]; \\ &M[R[rs] + SignExtImm + 4] = F[rt+1] \end{split} \tag{2}$	3d//

OPCODE

FLOATING-POINT INSTRUCTION FORMATS

FR	opcode	fmt	ft	fs	fd	funct
	31 26	25 21	20 16	15 11	10 6	5 0
FI	opcode	fmt	ft		immediate	
	31 26	25 21	20 16	15		0

PSEUDOINSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	if(R[rs] < R[rt]) PC = Label
Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label
Branch Less Than or Equal	ble	$if(R[rs] \le R[rt]) PC = Label$
Branch Greater Than or Equal	bge	$if(R[rs] \ge R[rt]) PC = Label$
Load Immediate	li	R[rd] = immediate
Move	move	R[rd] = R[rs]

REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME NUMBI		USE	PRESERVEDACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes

	EC BAC	E CONVER	NOIS	Vecil.	CVMD	OI S		(3)	
		(2) MIPS	ISION,		Heva	ASCII		Heva-	ASCII
opcode	funct	funct	Binary	Deci-	deci-	Char-	Deci-	deci-	Char-
(31:26)	(5:0)	(5:0)	Dinary	mal	mal	acter	mal	mal	acter
(1)	sl1	add.f	00 000	0 0	0	NUL	64	40	(a)
(1)	311	sub.f	00 000		1	SOH	65	41	A
j	srl	mul.f	00 001		2	STX	66	42	В
jal	sra	div.f	00 001		3	ETX	67	43	Č
beq	sllv	sqrt.f	00 010		4	EOT	68	44	D
bne		abs.f	00 010		5	ENQ	69	45	E
blez	srlv	mov.f	00 011	0 6	6	ACK	70	46	F
bgtz	srav	neg.f	00 011		7	BEL	71	47	G
addi	jr		00 100		8	BS	72	48	Н
addiu	jalr		00 100		9	HT	73	49	I
slti	movz		00 101		a	LF	74	4a	J
sltiu	movn		00 101		b	VT	75	4b	K
andi	syscall	round.w.f	00 110		c	FF	76	4c	L
ori	break	trunc.w.f	00 110		d	CR	77	4d	M
xori		ceil.w.f	00 111		e	SO	78	4e	N
lui	sync	floor.w.f	00 111		f	SI	79	4f	O
(2)	mfhi		01 000		10	DLE	80	50 51	P
(2)	mthi mflo	f	01 000		11	DC1	81	51	Q
	milo mtlo	movz.f movn.f	01 001		12 13	DC2 DC3	82 83	53	R S
	HICTO	movn.j	01 010		14	DC3	84	54	T
			01 010		15	NAK	85	55	Ú
			01 011		16	SYN	86	56	v
			01 011		17	ETB	87	57	w
	mult		01 100		18	CAN	88	58	X
	multu		01 100		19	EM	89	59	Y
	div		01 101		1a	SUB	90	5a	Z
	divu		01 101	1 27	1b	ESC	91	5b	[
			01 110	0 28	1c	FS	92	5c	ĺ
			01 110		1d	GS	93	5d]
			01 111		1e	RS	94	5e	^
			01 111		1f	US	95	5f	-
1b	add	cvt.s.f	10 000		20	Space	96	60	
lh	addu	$\operatorname{cvt.d} f$	10 000		21	!	97	61	a
lwl	sub		10 001		22		98	62	b
lw	subu		10 001		23	#	99	63	c
lbu lhu	and	cvt.w.f	10 010 10 010		24 25	\$ %	100 101	64 65	d
lwr	or		10 010		26	% &	101	66	e f
TWI	nor		10 011		27	,	102	67	
sb	1101		10 100		28	(103	68	g h
sh			10 100		29)	105	69	i
swl	slt		10 101		2a	*	106	6a	j
SW	sltu		10 101		2b	+	107	6b	k
			10 110		2c	,	108	6c	1
			10 110		2d	-	109	6d	m
swr			10 111		2e		110	6e	n
cache			10 111		2f	/	111	6f	o
11	tge	c.f.f	11 000		30	0	112	70	p
lwc1	tgeu	c.un.f	11 000		31	1	113	71	q
lwc2	tlt	c.eq.f	11 001		32	2	114	72	r
pref	tltu	c.ueq.f	11 001		33	3	115	73	S
	teq	c.olt.f	11 010		34	4	116	74	t
ldc1		c.ult.f	11 010		35	5	117	75	u
1dc2	tne	c.ole.f	11 011		36	6	118	76	v
sc		c.ule.f	11 011		37	7	119	77 78	w
sc swc1		c.sf.f	11 100 11 100		38 39	8	120 121	78 79	X
swc1 swc2		c.ngle.f	11 100		39 3a	:	121	79 7a	y z
SWCZ		c.seq.f c.ngl.f	11 101		3b	:	123	7a 7b	2 {
		c.lt.f	11 110		3c	,	123	7c	1

(1) opcode(31:26) = 0(2) opcode(31:26) == 17_{ten} (11_{hex}); if fmt(25:21)== 16_{ten} (10_{hex}) f = s (single); if $fmt(25:21) == 17_{ten} (11_{hex}) f = d (double)$

11 1100

11 1101

11 1110 62 3e

11 1111

c.nge.f

c.ngtf

c.lt./

c.le.f

sdc1

sdc2

IEEE 754 FLOATING-POINT STANDARD

3

(-1)S × (1 + Fraction) × 2(Exponent - Bias)


(-1) × (1 + Fraction) × 2.
where Single Precision Bias = 127, Double Precision Bias = 1023.


IEEE Single Precision and

IEEE 754 Symbols Object Exponent Fraction 0 ± 0 ± Denorm **≠**0 1 to MAX - 1 anything ± Fl. Pt. Num. MAX 0 ±∞ NaN MAX **≠**0 S.P. MAX = 255, D.P. MAX = 2047

4

Double Precision Formats: Exponent Fraction 23 22 S Fraction Exponent 52 51





DATA ALIGNMENT

Double Word								
Word				Word				
Halfword		Halfword		Halfword		Halfword		
Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte	

Value of three least significant bits of byte address (Big Endian)

EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS



BD = Branch Delay, UM = User Mode, EL = Exception Level, IE =Interrupt Enable

EXCEPTION CODES

Name	Cause of Exception	Number	Name	Cause of Exception						
Int	Interrupt (hardware)	9	Bp	Breakpoint Exception						
Adei			DΙ	Reserved Instruction						
Aull	(load or instruction fetch)		KI	Exception						
AdES	AJEC	AJEC	AJEC	AJEC	VAEC	AJEC	Address Error Exception	11	CnII	Coprocessor
	(store)	store)		Unimplemented						
IDE	Bus Error on	12	Ov	Arithmetic Overflow						
IDE	Instruction Fetch	12	Ov	Exception						
DRE	Bus Error on	13	Tr	Trap						
DDE	Load or Store	13	11							
Sys	Syscall Exception	15	FPE	Floating Point Exception						
	Int AdEL AdES IBE DBE	Int Interrupt (hardware) AdEL (load or instruction fetch) AdEs Error Exception (store) BE Bus Error on Instruction Fetch DBE Load or Store Interval Interval Interval Interval Interval Interval Interval Interval Interval Interval Interval Interval Interval Interval Interval Interval Interval Interval Interval Interval Interval Interval Interval Interval Interval Interval Interval Interval Interval Interval Interval Interval Interval Interval Interval Interval Interval Interval Interval In	Int	Int						

SIZE PREFIXES (10^x for Disk, Communication; 2^x for Memory)

	PRE-		PRE-		PRE-		PRE-
SIZE	FIX	SIZE	FIX	SIZE	FIX	SIZE	FIX
$10^3, 2^{10}$	Kilo-	$10^{15}, 2^{50}$	Peta-	10-3	milli-	10 ⁻¹⁵	femto-
$10^6, 2^{20}$	Mega-	10 ¹⁸ , 2 ⁶⁰	Exa-	10-6	micro-	10-18	atto-
10 ⁹ , 2 ³⁰	Giga-	$10^{21}, 2^{70}$	Zetta-	10-9	nano-	10-21	zepto-
$10^{12}, 2^{40}$	Tera-	10 ²⁴ , 2 ⁸⁰	Yotta-	10-12	pico-	10-24	yocto-
The symbol	for each	prefix is ju	st its first	letter, e	except µ	is used	for micro

125 7d 7e 7f

126

127

DEL