Loop unrolling


```
for (int i = 0; i < 8; i++) {
    a[i] = b[i] * x;
                                        Loop overhead
                                          reduced
for (int i = 0; i < 2; i+=4) {
    a[i + 0] = b[i + 0] * x;
    a[i + 1] = b[i + 1] * x;
    a[i + 2] = b[i + 2] * x;
    a[i + 3] = b[i + 3] * x;
                                  More opportunity to
                                 keep the pipeline busy
```


SISD

Single instruction on single data

SIMD

Single instruction on multiple data












SIMD registers







SIMD registers





mov instructions

- Copy mem -> reg, reg -> mem, reg -> reg
- mov %src, %dst (SISD)
- movss: Move Scalar Single-Precision Floating-Point Values (SISD, use only first float of xmm register)
- movaps: Move Aligned Packed Single-Precision Floating-Point Values (SIMD)
- movups: Move Unaligned Packed Single-Precision Floating- Point Values (SIMD)
- movupd: Move Unaligned Packed Double-Precision Floating- Point Values (SIMD)
- movapd: Move Aligned Packed Double-Precision Floating-Point Values (SIMD)



movups example

Move Unaligned Packed Double-Precision Floating- Point Values (SIMD)

movss %xmm0, %xmm1

First element of xmm0 is copied to xmm1 (4 bytes)


movups %xmm0, %xmm1

Copies 4 floats of xmm0 to xmm1 (16 bytes)



Addition

- add \$1, %rax (SISD)
- addss: Add Scalar Single-Precision Floating-Point Values (SIMD, use only first float of xmm register)
- addps: Add Packed Single-Precision Floating-Point Values
- addps %xmm0, %xmm1







Scratchpad 25-simd-base ops.S

- Assembly overview
 - GCC Assembler Syntax (GAS)
 - isnt %src, %dst
- Add integers (add2, add10)
- Add floating points (fadd2)
- Replace conditional branches with SIMD (min3)



Scratchpad 25-simd-base vec.S

- Vector operations
- Scalar copy with xmm0 (movss_ex1)
- Vector copy xmm0 (movups_ex1)
- Scalar add (array_addss_iter)
- Vector add (array_addps_vect)



API intrin

- Explicit SIMD instructions in C++
- Use low-level assembly without actually writing assembly
- #include <xmmintrin.h>
- Header only (no runtime shared library)



API intrin

- Data type
 - $_m128 => float x[4]$
- Init
 - __m128 A = _mm_setzero_ps(); // { 0.0f, 0.0f, 0.0f, 0.0f }
 - __m128 A = _mm_set_ps(v1, v2, v3, v4);
- Load
 - __m128 A = _mm_loadu_ps(float *p)
- Add
 - __m128 C = _mm_add_ps(A, B)
- Store
 - _mm_store_ps(float *p, C)



Scratchpad 25-simd-base

- Fonction array_addps_cpp_vect() with API SIMD intrin
- Should do the same as array_addss_cpp()
- Must accept tables of any size



Automatic vectorization

- In certain simple cases, compiler can automatically use vector instruction
- gcc -O3 (-ftree-vectorize)

```
__attribute__((noinline))
void array_add(float *a, float *b, float *c, long length)

for (long i = 0; i < length; i++){
    a[i] = b[i] + c[i];
}
</pre>
```

- 1) must be inner loop
- 2) bounded loops
- 3) independent data
- 4) contiguous data (array)



Problematic code for auto vector

```
for (long i = 0; i < n; i++) {
    a[i] = b[i] + c[i];
    if (a[i] == 0) ____
                                 Branch in the loop
        break:
for (int i = 0; b[i] != 0; i++) {
    a[i] = b[i] + c[i]:
                                         Unkown number of iterations
for (int i = 0; i < n - 1; i++) {
    a[i] = a[i + 1] + b[i]:
                                           Data dependency
for (int i = 0; i < n; i++) {
    a[i] = b[i] + c[i]:
for (int i = 0; i < n; i++) {
                                             Only inner loop can be
    a[i] = b[i] + c[i];
                                                  vectorized
    for (int j = 0; j < n; j++){
        x[i][j] = y[i][j] * a[i];
```

Advanced SIMD



1 - Vectorize moving average 3

```
/oid mean3(QVector<float> &m, const QVector<float> &x)
{
    for (int i = 1; i < x.size() - 1; i++) {
        m[i] = (x[i-1] + x[i] + x[i+1]) * (1/3.0f);
    }
}</pre>
```



1 - Solution

```
void mean3(QVector<float> &m, const QVector<float> &x)
   for (int i = 1; i < x.size() - 1; i++) {
       m[i] = (x[i-1] + x[i] + x[i+1]) * (1/3.0f);
X = \{ 0, 1, 2, 3, 4, 5, 6, 7, 8, 9 \}
                     float f = 1/3.0f;
0 + 1 + 2 = 3
                       m128 F = mm_set_ps(f, f, f, f);
1 + 2 + 3 = 6
2 + 3 + 4 = 9
                      m128 V1 = mm loadu ps(x.data() + 0 + i * 4);
3 + 4 + 5 = 12
                      m128 \ V2 = mm \ loadu \ ps(x.data() + 1 + i * 4);
                       m128 \ V3 = mm \ loadu \ ps(x.data() + 2 + i * 4);
                     _{\text{m128}} A = mm add ps(V1, V2);
\{ 0, 1, 2, 3 \}
                     _{m128} B = _{mm} add ps(A, V3);
{ 1, 2, 3, 4 }
                     m128 C = mm mul ps(B, F);
{ 2, 3, 4, 5 }
                     mm storeu ps(m.data() + 1 + i * 4, C);
{ 3, 6, 9, 12 }
```



2 – Vectorize a branch



2 - Solution

```
void sature_simd(QVector<float> &in,
                     QVector < float > &out, float max)
 3
   {
 4
       _{m128} V_{max} = _{mm_set1_ps(max)};
       for (int i = 0; i < in.size(); i += 4) {
6
            _{m128} V_in = _{mm}loadu_ps(in.data() + i);
            __m128 mask = _mm_cmplt_ps(V_in, V_max);
            __m128 V_true = _mm_and_ps(mask, V_in);
 8
9
            __m128 V_false = _mm_andnot_ps(mask, V_max);
            __m128 result = _mm_or_ps(V_true, V_false);
10
11
            _mm_storeu_ps(out.data() + i, result);
12
       }
13
   }
14
15
   Exemple de variables:
16
         V_{in} \{ 2, 3, 4, \dots \}
                               5 }
                                            -1 == 0xFFFFFFF
17
         mask \{ -1, -1, 
                           Ο,
                      3,
18
       V_true { 2,
19
      V_{false} \{ 0,
20
       result {
                  2,
                      3,
21
22
   Performance (size = 1E6):
23
   Serie: 94 ms
   SIMD: 21 ms (acceleration de 4.5x, Intel i7-4600U)
```




3 – Tree reduction

```
float reduce_serial(QVector<float> &in)

float sum = 0.0;

for (int i = 0; i < in.size(); i++) {
    sum += in[i];

return sum;
}</pre>
```







```
float reduce_simd(QVector<float> &in)
                                                 3 - Solution
    float sum = 0;
    for (int i = 0; i < in.size() / 16; i++) {
        int x = i * 16;
        /* niveau 2 */
        _{m128} A0 = _{mm}loadu_ps(in.data() + x + 0);
        _{m128} A1 = _{mm}loadu_ps(in.data() + x + 4);
        _{m128} A2 = _{mm}loadu_ps(in.data() + x + 8);
                                                              Leaves (16)
        _{m128} A3 = _{mm}loadu_ps(in.data() + x + 12);
        /* niveau 1 */
        _{m128} B0 = _{mm_add_ps(A0, A1)};
                                                Reduction 16 -> 8
        _{m128} B1 = _{mm_add_ps(A2, A3)};
        _{m128} C0 = _{mm_add_ps(B0, B1)};
                                                 Reduction 8 -> 4
        /* niveau 0 */
        float*s = ((float *) &CO);
        sum = sum + s[0] + s[1] + s[2] + s[3];
                                                       Reduction 4 -> 1
    // restant
    int begin = in.size() - (in.size() % 16);
    for (int i = begin; i < in.size(); i++) {
        sum += in[i];
    return sum;
Performance (size = 1E6)
                                                                POLYTECHNIQUE
Montréal
```

3

6

8

9

10 11 12

13

14 15

16 17

18

19

 $\frac{20}{21}$

 22

23

24

 $\frac{25}{26}$

27 28 29

30

31

Serie: 42 ms

SIMD: 10 ms (acceleration 4.2x, Intel i7-4600U)



4 – What does the following code?

```
{ 10, 20, 30, 40 }
                   = _mm_set_ps(40, 30, 20, 10);
   __m128 v
   _{m128 \text{ movehl}} = _{mm_{ovehl_ps(v, v)}};
               = _mm_add_ps(v, movehl);
   _{\rm m}128 add
   __m128 shuffle = _mm_shuffle_ps(add, add,
                                       _MM_SHUFFLE(0, 0, 0, 1));
  m128 result
                  = _mm_add_ss(add, shuf);
       127
; m1 =
       127
                                           MM SHUFFLE (1, 0, 3, 2)
; m2 =
                                               Selector m2
                                                                Selector m1
m3 = _mm_shuffle_ps(m1, m2, _MM_SHUFFLE(1,0,3,2))
       127
: m3 =
```

Source: https://msdn.microsoft.com/en-us/library/4d3eabky(v=vs.90).aspx



4 - Solution

```
10, 20, 30, 40 }
                 30, 40 <del>< 30</del>, 40 }
       movehl {
 3
          add { 40, 60, 60, 80 }
                                        MM SHUFFLE(0, 0, 0, 1)
      shuffle {
                 60, 40, 40, 40 }
       result { 100, 60, 60, 80 }
 5
6
   Exemples d'operations shuffle:
                           v { 10, 20, 30, 40 }
9
   shuffle(v, v, {0,0,0,0}) { 10, 10, 10, 10 }
   shuffle(v, v, {1,1,1,1}) { 20, 20, 20, 20 }
10
   shuffle(v, v, {0,1,2,3}) { 40, 30, 20, 10 }
11
   shuffle(v, v, {3,2,1,0}) { 10, 20, 30, 40 }
12
   shuffle(v, v, {3,0,0,0}) { 10, 10, 10, 40 }
13
   shuffle(v, v, {0,3,0,0}) { 10, 10, 40, 10 }
14
   shuffle(v, v, {0,0,3,0}) { 10, 40, 10, 10 }
15
   shuffle(v, v, {0,0,0,3}) { 40, 10, 10, 10 }
16
   shuffle(v, v, {0,0,0,1}) { 20, 10, 10, 10 }
17
```




6 – Search for End Of Line

```
const char *buf = "abc\ndef\n~~~~~";
__m128i vec = _mm_loadu_si128((__m128i *) buf);
__m128i eol = _mm_set1_epi8('\n');
__m128i cmpeq = _mm_cmpeq_epi8(vec, eol);
uint res = _mm_movemask_epi8(cmpeq);
int pos = __builtin_ctz(res); // ou _BitScanReverse()
    sur MS Windows
```



Memory hierarchy








25

Cache line anatomy




Intel cache line: 64 bytes

tag	state	data

. . .




Layout in memory






Data location in the cache

```
long x = 42;
long *p_x = &x;
// p_x == 0x03C (60)
```




```
long __attribute__((__aligned__(64))) x = 42;
long *p_x = &x;
// p_x == 0x040 (64)
```







Cache access for uniprocessors




Reading

- If the cache line is present, use it
- If not present, fetch the line from the main memory (cache miss)
- No free cache line: eviction
- Write-through
 - Each write goes to main memory
 - Simple solution, but uses a lot of bandwidth
- Write-back
 - Fetch the line
 - Modify the line
 - Change the state to dirty=true
 - Write to main memory only in case of eviction and dirty=true



Multicore: cache coherency

Modified Shared Invalid (MSI)








Multicoeurs: cohérence de cache

Modified Shared Invalid (MSI)





Cache coherency protocoles

MSI

- Simple to implement
- High replication rate

MESI

- Add state "Exclusive"
- Reduces useless replication

MOSI

- Add state "Owned"
- Reduces write-back

MOESI

Combines de MESI + MOESI

MESIF

 Add "Forward" to replicate cache lines between caches directly (without going through main memory)





Memory barrier

```
struct personne {
   Char *birthday;
   char *email;
   char *name;
}
struct personne boss = NULL;
```

Modification (CPU 0)

```
struct *new_boss = malloc(1,
sizeof(struct personne));

new_boss->birthday = "1970-01-01";
new_boss->email = "foo@bar";
new_boss->name = "foo bar";

// set the new boss
boss = new_boss;
```

The compiler can reorder the assignments: the new boss structure may be visible to CPU1 before all fields are set

Read (CPU 1)

```
// send a mail to my boss
// for it's birthday

char *msg = "Happy Birthday!";

if (boss != NULL) {
   if (boss->birthday == today()) {
      send_email(boss->email, msg);
   }
}
```



Memory barrier

```
struct person {
   Char *birthday;
   char *email;
   char *name;
}
struct person *boss = NULL;
```

Modification (CPU 0)

```
struct person *new_boss =
malloc(1, sizeof(struct person));
new_boss->birthday = "1970-01-01";
new_boss->email = "foo@bar";
new_boss->name = "foo bar";

// set the new boss
__sync_synchronize();
boss = new_boss;

// free() de l'ancien boss
// quand on est certain
// qu'il n'y a plus d'utilisateurs
// ex: refcount
```

Read (CPU 1)

```
// send a mail to my boss
// for it's birthday

struct person *my_boss;
char *msg = "Happy Birthday!";

my_boss = ACCESS_ONCE(boss);
if (my_boss != NULL) {
  if (my_boss->birthday == today()) {
    send_email(my_boss->email, msg);
  }
}
```



