Scalability and optimizations

INF8601 – Systèmes parallèles Automne 2015

Francis Giraldeau francis.giraldeau@polymtl.ca

Prof. Michel Dagenais michel.dagenais@polymtl.ca

École Polytechnique de Montréal






Plan

- Roofline model
- Arithmetic intensity
- Cache optimizations



Computation chain

- The slowest component limits the performance
- On a multicore processor, memory bandwidth is shared
- If the bus is saturared, the processor will stall





Processing components

- Arithmetic operation
 - Add, sub: 1 cycle
 - Mul: 3 cycles
 - Div: 100 cycles
 - Latency hidden by the pipeline
- Communication (load/store)
 - Traffic on the main bus for cold accesses
 - Traffic regs <-> L1 for data in the cache




Cache misses

1) Cold start

- Impossible to eliminate all
- Hardware prefetching: detects regular access patters (forward and backward) and prefetch the cache lines.
- Pipeline SuperScalaire (HyperThreading)
- Explicite instruction PREFETCH
- 2) Eviction: replace old data
 - L1 cache capacity: ~32kio
 - Increase cache size (\$\$\$)
 - Work on a smaller set of data
 - Compact the data
- 3) Conflict: Same cache line for two entries
 - Solution: cache associativity reduces conflics
- 4) Conflit: Interference (multicore)
 - Example: false sharing
 - Prevented with distinct cache lines
 - Alignment and padding to prevent interference




Study of **bandwidth** (MB/s) Intel 8 cores HyperThread (4 phys, 8 virt)




```
QVector<float> &v = m_floats[0];
tbb::parallel_for(tbb::blocked_range<int>(0, m_size),
        [&](tbb::blocked_range<int> &range) {
            for (int i = range.begin(); i < range.end(); i++) {
                volatile float x = v[i];
                (void) x;
            }
        }
}
</pre>
```






For each element of a large vector
load_scalar: volatile float x = v[i]; -> sizeof(float) * 1
store_scalar: v[i] = x; -> sizeof(float) * 1
store_scalar: w[i] = v[i]; -> sizeof(float) * 2








4 coeurs phys. 8 coeurs virt.






Study of **floating point rate** (FLOP/s) Intel 8 coeurs HyperThread (4 phys, 8 virt)



```
float cst = 3.1416;
tbb::parallel_for(tbb::blocked_range<int>(0, m_size),
    [&](tbb::blocked_range<int> &range) {
        for (int i = range.begin(); i < range.end(); i++) {
            volatile float val = i * cst;
            (void) val;
        }
    }
}
</pre>
Calcul seulement
```

4 coeurs phys. 8 coeurs virt.





Arithmetic intensity

- Ratio: FLOP / octet
- SAXPY:

```
y[i] = a * x[i] + y[i];

- FLOPS: 2 (1 add + 1 mul)
- READ: 2 sizeof(float)
- WRITE: 1 sizeof(float)
- Total: 3 * sizeof(float) = 12
- IA = 2 / 12 = 1/6
```




Arithmetic intensity

Runge-Kutta

 $- IA = 7 / 24 \sim = 1/3$


```
(i,j+1)
for (j = 1; j < h - 1; j++) {
     for (i = 1; i < w - 1; i++) {
                                                          (i+1,j) \longrightarrow (i,j) \longrightarrow (i-1,j)
         q2.dbl[IX2(i,j,w)] =
                  g1.dbl[IX2(i,j,w)] + 0.25 * (
                                                               (i,j-1)
                  g1.dbl[IX2(i-1,j,w)] +
                  g1.dbl[IX2(i+1,j,w)] +
                  g1.dbl[IX2(i,j-1,w)] +
                  g1.dbl[IX2(i,j+1,w)] - 4 * g1.dbl[IX2(i,j,w)]
- FLOPS: 7 (5 add + 2 mul)
- READ: 5 sizeof(float)
- WRITE: 1 sizeof(float)
- Total: 6 * sizeof(float) = 24
```




Source: http://crd.lbl.gov/departments/computer-science/PAR/research/roofline/




Roofline model




Roofline model






Source: http://crd.lbl.gov/departments/computer-science/PAR/research/roofline/





Source: http://crd.lbl.gov/departments/computer-science/PAR/research/roofline/







Roofline model

- Applies if the working set size is greater than the cache
- Arithmetic intensity is an algorithm property
- Bandwidth and FLOPS are hardware properties




Measure the roofline


- Saturate the memory bus (Copie SIMD)
- Saturate the ALUs (Mul / Add SIMD)
- 51-roofline: theory + actual

```
auto roofline = [&](int op) {
    tbb::parallel for(tbb::blocked range<int>(0, size / 8),
        [&](tbb::blocked range<int> &range) {
            for (int i = range.begin(); i < range.end(); i++) {</pre>
                // 32 * 4 bytes for each (size / 8) = 16 * size bytes
                // op * 16 flops for each (size / 8) = op * 2 * size flops
                int id = i * 8:
                  m128 W, X, Y, Z;
                  m128 A = mm loadu ps(v0.data() + id);
                  m128 B = mm loadu ps(v1.data() + id);
                                                                                         IPI +
                  m128 C = mm loadu ps(v0.data() + id + 4);
                                                                                       SIMD +
                  m128 D = mm loadu ps(v1.data() + id + 4);
                                                                                ADD/MUL balanced
                for (int repeat = 0; repeat < op; repeat++) {
                    W = mm \ mul \ ps(A, A);
                    X = mm \text{ add } ps(B, B);
                    Y = mm mul ps(C, C);
                    Z = mm \text{ add } ps(D, D);
                                                                     # FLOPS is variable.
                 mm storeu ps(v2.data() + id, W);
                                                                   but has branch hazard...
                mm storeu ps(v3.data() + id, X);
                 mm storeu ps(v2.data() + id + 4, Y);
                mm storeu ps(v3.data() + id + 4, Z);
                                                                                             POLYTECHNIQUE
                                                                                                MONTRÉAI
```

Ligne de toit (i7-4770)




Copie v.s. SAXPY (octosquare)





Mul v.s. SAXPY (octosquare)



Observations

- Computation is cheap
- Communication is costly
- Optimizing computation is useless if the memory bandwidth is the bottleneck



Reduce memory bandwidth usage

- SIMD: essential
 - Instructions must be loaded from the cache
 - Less instructions means more bandwidth can be used for data
- Loop fusion: use the data while it is in registers
- Divide data in blocks that fits in the cache
- Recompute data instead of fetching in memory



Loop fusion

```
void low_ai()
{
    // AI: 1/6=2 flops/12 bytes
    for(int i=0; i < N; i++){
        y[i]=a*x[i] + y[i];
    }
                          fusion
    // AI: 1/4=1 flop/4 bytes
    double sum=0:
    for(int i=0; i < N; i++) {
        sum+=y[i];
    }
```


If the vector doesn't fit in the cache, the next loop will fetch it again.

```
void better_ai()
{
    // AI: 1/4
    // 12 bytes
    // 3 flops
    double sum=0;
    for(int i=0; i < N; i++){
        y[i]=a*x[i] + y[i];
        sum +=y[i];
    }
}</pre>
```

Reuse y[i] while it is in a register




Divide data as block






Divide data as block

If lines are too long for the cache, the stencil will need to fetch again the two lower lines from the memory






Divide data as block





Example: compacting data





Source: "Covariance tracking: architecture optimizations for embedded systems" A. Roméro, L. Lacassagne, M. Gouiffès, A. Hassan Zahraee, 2014



Division 2D

- blocked_range2d<T>(0, width, bsx, 0, height, bsy)
- Moving average of 2D data (image)





Example using TBB

```
void mean3_tbb2d(vector<float> &m,
                     vector < float > &x.
 3
                      int width, int height)
 4
    tbb::parallel_for(
     tbb::blocked_range2d < uint > (1, width - 1, 1, height - 1),
6
      [&](tbb::blocked_range2d < uint > &r) {
       for (uint i=r.rows().begin(); i<r.rows().end(); i++){</pre>
        for (uint j=r.cols().begin(); j<r.cols().end(); j++){</pre>
9
10
         uint idx0 = (i - 1) * width + j;
11
         uint idx1 = (i + 0) * width + j;
12
         uint idx2 = (i + 1) * width + j;
         m[idx1] = (x[idx0 - 1] + x[idx0] + x[idx0 + 1] +
13
                     x[idx1 - 1] + x[idx1] + x[idx1 + 1] +
14
                     x[idx2 - 1] + x[idx2] + x[idx2 + 1]) *
15
16
                      (1/9.0f);
17
18
19
20
21
```

Activities

- 50-pmu: how to use hardware performance counters
- 51-roofline: find the roofline of your computer
- 52-cache-size: find the cache size of your computer
- Use LTTng to record hardware performance counter as event context

