NIRMA UNIVERSITY
INSTITUTE OF TECHNOLOGY

4 X 4 MULTIPLIER

DLD SPECIAL ASSIGNMENT

BY:MARKAND JOSHI (21BEC065)
MITTAL KALAL (21BEC067)



CONTENTS

INTRODUCTION

A multiplier, also known as an array multiplier, is a combinational digital circuit used in digital systems to perform multiplication of two binary numbers.

In our project, a 4-bit multiplicand and multiplier are multiplied to obtain the partial products, then after by adding them vertically, an 8 bit product is obtained.

Multipliers have their use in binary multiplications, Fourier transform and other fields because of their fast operations. These are also used in commercial applications like computers, mobiles, high speed calculators, and some processors

TYPES OF MULTIPLIERS

1. WALLACE MULTIPLIER

• Every Multiplication algorithm consists of three stages. They are i) Generation of partial products ii) Reduction of partial products iii) Addition of partial products. • In the reduction process, use full adders wherever the three elements are present. And use half adders wherever the two elements are there. Generated sum and carry bits from the half and full adders will be passed to the next stage. • Pass the left over elements to the next stage. Repeat this process until getting the two rows [1][6]. Figure.3 shows the dot diagram of Wallace multiplier. Finally add last two rows to get the output [3]. In Fig.2 p0, p1, p2, p3, p4, p5,p6 and p7 are output bits.

2. VEDIC MULTIPLIER

• It is based on the vertically and crosswise method. Consider two numbers A=A3A2A1A0 and B=B3B2B1B0. A3, A2, A1, A0, B3, B2, B1 and B0 are the bits in the number. • Multiply A0 and B0 and the result is sum s0. In the step2, multiply A0 and B1 and add the result to the product of A1 and B0.The result obtained is s1 and the carry is c1. In this manner multiply and add the bits as shown in Fig.3 for remaining steps. • Here carry generated from one step will be added to the sum in the next step [7]. • Here in this multiplier 4 full adders and three half adders are used. It is more efficient than Array and Wallace multipliers in terms of power and propagation delay. • The disadvantage of this multiplier is that the system becomes complex for complex numbers.

BLOCK DIAGRAM



CIRCUIT DIAGRAM



WAVEFORM


File Edit View Compile Simulate Add Structure Tools Layout Bookmarks Window Help
Threshold 100
Layout Simulate
ColumnLayout AllColumns
Search:
n - Default
Instance
TB_multiplier4bit
mm1
#vsim_capacity#
Objects
Name Value Kind Mode
A 0011 Pack... Internal
B 1000 Pack... Internal
R 00011... Net Internal
Processes (Active)
Name Type (filtered) State Order Parent Path
Library
sim
Wave - Default
Msgs
/TB_multiplier4bit/A 1101
/TB_multiplier4bit/B 0001
/TB_multiplier4bit/R 00001101
1101 1001 0011
0001 0101 1000
00001101 00101101 00011000
Now 0.2 ns
Cursor 1 0.00 ns
0.00 ns
0.05 ns 0.1 ns 0.15 ns 0.2 ns 0.25 ns 0.3 ns 0.35 ns 0.4 ns 0.45 ns
Transcript
VSIM 6> run
VSIM 7> run
VSIM 7>

ADVANTAGES AND DISADVANTAGES

ADVANTAGES

- Minimum complexity
- Easily scalable
- Easily pipelined
- Regular shape, easy to place and route

DISADVANTAGES

- High power consumption
- More digital gates resulting in large areas.

CONCLUSION

In this project, we learned the fundamental working of a multiplier, how to implement a given design using dataflow modeling style in Verilog and stimulate its waveform in modelsim. While implementing the design, we came to know how any hardware is given a set of codes to follow and choose suitable modeling style according to the given purpose.


Thank You