



$4 \times 4$

MULTIPLIER


**DLD SPECIAL  
ASSIGNMENT**


**BY: MARKAND JOSHI**

**(21BEC065)**


**MITTAL KALAL**

**(21BEC067)**






# CONTENTS



INTRODUCTION



BLOCK DIAGRAM



CIRCUIT DIAGRAM



WAVEFORM




ADVANTAGES  
AND  
DISADVANTAGES




CONCLUSION






# INTRODUCTION



**A multiplier, also known as an array multiplier, is a combinational digital circuit used in digital systems to perform multiplication of two binary numbers.**

**In our project, a 4-bit multiplicand and multiplier are multiplied to obtain the partial products, then after by adding them vertically, an 8 bit product is obtained.**

**Multipliers have their use in binary multiplications, Fourier transform and other fields because of their fast operations. These are also used in commercial applications like computers, mobiles, high speed calculators, and some processors**



# TYPES OF MULTIPLIERS


## 1. WALLACE MULTIPLIER

- Every Multiplication algorithm consists of three stages. They are i) Generation of partial products ii) Reduction of partial products iii) Addition of partial products.
- In the reduction process, use full adders wherever the three elements are present. And use half adders wherever the two elements are there. Generated sum and carry bits from the half and full adders will be passed to the next stage.
- Pass the left over elements to the next stage. Repeat this process until getting the two rows [1][6]. Figure.3 shows the dot diagram of Wallace multiplier. Finally add last two rows to get the output [3]. In Fig.2  $p_0, p_1, p_2, p_3, p_4, p_5, p_6$  and  $p_7$  are output bits.


## 2. VEDIC MULTIPLIER

- It is based on the vertically and crosswise method. Consider two numbers  $A=A_3A_2A_1A_0$  and  $B=B_3B_2B_1B_0$ .  $A_3, A_2, A_1, A_0, B_3, B_2, B_1$  and  $B_0$  are the bits in the number.
- Multiply  $A_0$  and  $B_0$  and the result is sum  $s_0$ . In the step2, multiply  $A_0$  and  $B_1$  and add the result to the product of  $A_1$  and  $B_0$ . The result obtained is  $s_1$  and the carry is  $c_1$ . In this manner multiply and add the bits as shown in Fig.3 for remaining steps.
- Here carry generated from one step will be added to the sum in the next step [7].
- Here in this multiplier 4 full adders and three half adders are used. It is more efficient than Array and Wallace multipliers in terms of power and propagation delay.
- The disadvantage of this multiplier is that the system becomes complex for complex numbers.


# BLOCK DIAGRAM



# CIRCUIT DIAGRAM



# WAVEFORM



# ADVANTAGES AND DISADVANTAGES

## *ADVANTAGES*

- Minimum complexity
- Easily scalable
- Easily pipelined
- Regular shape, easy to place and route


## *DISADVANTAGES*

- High power consumption
- More digital gates resulting in large areas.






# CONCLUSION



**In this project, we learned the fundamental working of a multiplier, how to implement a given design using dataflow modeling style in Verilog and stimulate its waveform in modelsim. While implementing the design, we came to know how any hardware is given a set of codes to follow and choose suitable modeling style according to the given purpose.**



Thank you