



	8	7	6	5	4	3	2	1																																																																																			
D	<table><tr><td>PAGE</td><td>CONTENTS</td></tr><tr><td>1</td><td>COVER PAGE</td></tr><tr><td>2</td><td>SOC: PCIE_X, CLOCKS</td></tr><tr><td>3</td><td>SOC: AUDIO, VIDEO</td></tr><tr><td>4</td><td>SOC: POWER: MEMIO, MEMPHY, SOC, MISC</td></tr><tr><td>5</td><td>SOC: POWER: GFXCORE</td></tr><tr><td>6</td><td>SOC: POWER: CPUCORE</td></tr><tr><td>7</td><td>SOC: POWER: VSS</td></tr><tr><td>8</td><td>SOC: POWER: VSS</td></tr><tr><td>9</td><td>SOC: POWER: VSS</td></tr><tr><td>10</td><td>SOC: MEMORY: PARTITION A & B</td></tr><tr><td>11</td><td>SOC: MEMORY: PARTITION C & D</td></tr><tr><td>12</td><td>SOC: MEMORY: PARTITION E & F</td></tr><tr><td>13</td><td>SOC: MEMORY: PARTITION G & H</td></tr><tr><td>14</td><td>SOC: MEMORY: PARTITION I & J</td></tr><tr><td>15</td><td>SOC: DEBUG, SB SIGNALS, VOLTAGE SENSE</td></tr><tr><td>16</td><td>SOC: DECOUPLING</td></tr><tr><td>17</td><td>SOC: DECOUPLING</td></tr><tr><td>18</td><td>SOC: DECOUPLING</td></tr><tr><td>19</td><td>MEMORY: GDDR6 CHANNEL A: 8GB</td></tr><tr><td>20</td><td>MEMORY: GDDR6 CHANNEL B: 16GB</td></tr><tr><td>21</td><td>MEMORY: GDDR6 CHANNEL C: 8GB</td></tr><tr><td>22</td><td>MEMORY: GDDR6 CHANNEL D: 16GB</td></tr><tr><td>23</td><td>MEMORY: GDDR6 CHANNEL E: 16GB</td></tr><tr><td>24</td><td>MEMORY: GDDR6 CHANNEL F: 16GB</td></tr><tr><td>25</td><td>MEMORY: GDDR6 CHANNEL G: 16GB</td></tr><tr><td>26</td><td>MEMORY: GDDR6 CHANNEL H: 8GB</td></tr><tr><td>27</td><td>MEMORY: GDDR6 CHANNEL I: 16GB</td></tr><tr><td>28</td><td>MEMORY: GDDR6 CHANNEL J: 8GB</td></tr><tr><td>29</td><td>MEMORY: SPI FLASH</td></tr><tr><td>30</td><td>HDMI: VIDEO OUT</td></tr><tr><td>31</td><td>HDMI: LOAD SWITCHES</td></tr><tr><td>32</td><td>CONN: BOARD TO BOARD</td></tr><tr><td>33</td><td>CONN: POWER</td></tr><tr><td>34</td><td>CONN: M.2</td></tr><tr><td>35</td><td>CONN: SPDIF, CFEXPRESS</td></tr><tr><td>36</td><td>VREGS: V_3P3_GATED, V_3P3_CFX</td></tr><tr><td>37</td><td>VREGS: INPUT FILTERS</td></tr><tr><td>38</td><td>VREGS: V_CPUCORE, V_GFXCORE CONTROLLER</td></tr><tr><td>39</td><td>VREGS: V_GFXCORE OUTPUT PHASE 1 & 2</td></tr><tr><td>40</td><td>VREGS: V_GFXCORE OUTPUT PHASE 3 & 4</td></tr></table>								PAGE	CONTENTS	1	COVER PAGE	2	SOC: PCIE _X , CLOCKS	3	SOC: AUDIO, VIDEO	4	SOC: POWER: MEMIO, MEMPHY, SOC, MISC	5	SOC: POWER: GFXCORE	6	SOC: POWER: CPUCORE	7	SOC: POWER: VSS	8	SOC: POWER: VSS	9	SOC: POWER: VSS	10	SOC: MEMORY: PARTITION A & B	11	SOC: MEMORY: PARTITION C & D	12	SOC: MEMORY: PARTITION E & F	13	SOC: MEMORY: PARTITION G & H	14	SOC: MEMORY: PARTITION I & J	15	SOC: DEBUG, SB SIGNALS, VOLTAGE SENSE	16	SOC: DECOUPLING	17	SOC: DECOUPLING	18	SOC: DECOUPLING	19	MEMORY: GDDR6 CHANNEL A: 8GB	20	MEMORY: GDDR6 CHANNEL B: 16GB	21	MEMORY: GDDR6 CHANNEL C: 8GB	22	MEMORY: GDDR6 CHANNEL D: 16GB	23	MEMORY: GDDR6 CHANNEL E: 16GB	24	MEMORY: GDDR6 CHANNEL F: 16GB	25	MEMORY: GDDR6 CHANNEL G: 16GB	26	MEMORY: GDDR6 CHANNEL H: 8GB	27	MEMORY: GDDR6 CHANNEL I: 16GB	28	MEMORY: GDDR6 CHANNEL J: 8GB	29	MEMORY: SPI FLASH	30	HDMI: VIDEO OUT	31	HDMI: LOAD SWITCHES	32	CONN: BOARD TO BOARD	33	CONN: POWER	34	CONN: M.2	35	CONN: SPDIF, CFEXPRESS	36	VREGS: V_3P3_GATED, V_3P3_CFX	37	VREGS: INPUT FILTERS	38	VREGS: V_CPUCORE, V_GFXCORE CONTROLLER	39	VREGS: V_GFXCORE OUTPUT PHASE 1 & 2	40	VREGS: V_GFXCORE OUTPUT PHASE 3 & 4	D
PAGE	CONTENTS																																																																																										
1	COVER PAGE																																																																																										
2	SOC: PCIE _X , CLOCKS																																																																																										
3	SOC: AUDIO, VIDEO																																																																																										
4	SOC: POWER: MEMIO, MEMPHY, SOC, MISC																																																																																										
5	SOC: POWER: GFXCORE																																																																																										
6	SOC: POWER: CPUCORE																																																																																										
7	SOC: POWER: VSS																																																																																										
8	SOC: POWER: VSS																																																																																										
9	SOC: POWER: VSS																																																																																										
10	SOC: MEMORY: PARTITION A & B																																																																																										
11	SOC: MEMORY: PARTITION C & D																																																																																										
12	SOC: MEMORY: PARTITION E & F																																																																																										
13	SOC: MEMORY: PARTITION G & H																																																																																										
14	SOC: MEMORY: PARTITION I & J																																																																																										
15	SOC: DEBUG, SB SIGNALS, VOLTAGE SENSE																																																																																										
16	SOC: DECOUPLING																																																																																										
17	SOC: DECOUPLING																																																																																										
18	SOC: DECOUPLING																																																																																										
19	MEMORY: GDDR6 CHANNEL A: 8GB																																																																																										
20	MEMORY: GDDR6 CHANNEL B: 16GB																																																																																										
21	MEMORY: GDDR6 CHANNEL C: 8GB																																																																																										
22	MEMORY: GDDR6 CHANNEL D: 16GB																																																																																										
23	MEMORY: GDDR6 CHANNEL E: 16GB																																																																																										
24	MEMORY: GDDR6 CHANNEL F: 16GB																																																																																										
25	MEMORY: GDDR6 CHANNEL G: 16GB																																																																																										
26	MEMORY: GDDR6 CHANNEL H: 8GB																																																																																										
27	MEMORY: GDDR6 CHANNEL I: 16GB																																																																																										
28	MEMORY: GDDR6 CHANNEL J: 8GB																																																																																										
29	MEMORY: SPI FLASH																																																																																										
30	HDMI: VIDEO OUT																																																																																										
31	HDMI: LOAD SWITCHES																																																																																										
32	CONN: BOARD TO BOARD																																																																																										
33	CONN: POWER																																																																																										
34	CONN: M.2																																																																																										
35	CONN: SPDIF, CFEXPRESS																																																																																										
36	VREGS: V_3P3_GATED, V_3P3_CFX																																																																																										
37	VREGS: INPUT FILTERS																																																																																										
38	VREGS: V_CPUCORE, V_GFXCORE CONTROLLER																																																																																										
39	VREGS: V_GFXCORE OUTPUT PHASE 1 & 2																																																																																										
40	VREGS: V_GFXCORE OUTPUT PHASE 3 & 4																																																																																										
C	<table><tr><td>PAGE</td><td>CONTENTS</td></tr><tr><td>41</td><td>VREGS: V_GFXCORE OUTPUT PHASE 5 & 6</td></tr><tr><td>42</td><td>VREGS: V_GFXCORE OUTPUT PHASE 7</td></tr><tr><td>43</td><td>VREGS: V_CPUCORE OUTPUT</td></tr><tr><td>44</td><td>VREGS: V_MEMIO, V_MEMPHY, V_SOC CONTROLLER</td></tr><tr><td>45</td><td>VREGS: V_MEMIO, V_MEMPHY, V_SOC SENSE</td></tr><tr><td>46</td><td>VREGS: V_MEMPHY OUTPUT</td></tr><tr><td>47</td><td>VREGS: V_MEMIO OUTPUT</td></tr><tr><td>48</td><td>VREGS: V_SOC OUTPUT</td></tr><tr><td>49</td><td>VREGS: V_3P3STBY_SOC</td></tr><tr><td>50</td><td>VREGS: V_SOC1P8, V_DRAM1P8</td></tr><tr><td>51</td><td>VREGS: V_SOPHY, V_FUSE</td></tr><tr><td>52</td><td>CLOCK: PCIE 100MHZ SS</td></tr><tr><td>53</td><td>CLOCK: PCIE 100MHZ NS</td></tr><tr><td>54</td><td>MARGIN: V_SOPHY,V_SOC1P8, V_DRAM1P8</td></tr><tr><td>55</td><td>MONITOR: V_SOC1P8, V_SOPHY, V_12P0_SOC, V_DRAM1P8</td></tr><tr><td>56</td><td>MONITOR: M.2, CFEXPRESS</td></tr><tr><td>57</td><td>DEBUG: VR HEADERS, TEST POINTS, CONNECTORS</td></tr><tr><td>58</td><td>LABELS AND MOUNTING</td></tr><tr><td>59</td><td>BOM DEFINITIONS</td></tr><tr><td></td><td></td></tr></table>								PAGE	CONTENTS	41	VREGS: V_GFXCORE OUTPUT PHASE 5 & 6	42	VREGS: V_GFXCORE OUTPUT PHASE 7	43	VREGS: V_CPUCORE OUTPUT	44	VREGS: V_MEMIO, V_MEMPHY, V_SOC CONTROLLER	45	VREGS: V_MEMIO, V_MEMPHY, V_SOC SENSE	46	VREGS: V_MEMPHY OUTPUT	47	VREGS: V_MEMIO OUTPUT	48	VREGS: V_SOC OUTPUT	49	VREGS: V_3P3STBY_SOC	50	VREGS: V_SOC1P8, V_DRAM1P8	51	VREGS: V_SOPHY, V_FUSE	52	CLOCK: PCIE 100MHZ SS	53	CLOCK: PCIE 100MHZ NS	54	MARGIN: V_SOPHY,V_SOC1P8, V_DRAM1P8	55	MONITOR: V_SOC1P8, V_SOPHY, V_12P0_SOC, V_DRAM1P8	56	MONITOR: M.2, CFEXPRESS	57	DEBUG: VR HEADERS, TEST POINTS, CONNECTORS	58	LABELS AND MOUNTING	59	BOM DEFINITIONS			C																																								
PAGE	CONTENTS																																																																																										
41	VREGS: V_GFXCORE OUTPUT PHASE 5 & 6																																																																																										
42	VREGS: V_GFXCORE OUTPUT PHASE 7																																																																																										
43	VREGS: V_CPUCORE OUTPUT																																																																																										
44	VREGS: V_MEMIO, V_MEMPHY, V_SOC CONTROLLER																																																																																										
45	VREGS: V_MEMIO, V_MEMPHY, V_SOC SENSE																																																																																										
46	VREGS: V_MEMPHY OUTPUT																																																																																										
47	VREGS: V_MEMIO OUTPUT																																																																																										
48	VREGS: V_SOC OUTPUT																																																																																										
49	VREGS: V_3P3STBY_SOC																																																																																										
50	VREGS: V_SOC1P8, V_DRAM1P8																																																																																										
51	VREGS: V_SOPHY, V_FUSE																																																																																										
52	CLOCK: PCIE 100MHZ SS																																																																																										
53	CLOCK: PCIE 100MHZ NS																																																																																										
54	MARGIN: V_SOPHY,V_SOC1P8, V_DRAM1P8																																																																																										
55	MONITOR: V_SOC1P8, V_SOPHY, V_12P0_SOC, V_DRAM1P8																																																																																										
56	MONITOR: M.2, CFEXPRESS																																																																																										
57	DEBUG: VR HEADERS, TEST POINTS, CONNECTORS																																																																																										
58	LABELS AND MOUNTING																																																																																										
59	BOM DEFINITIONS																																																																																										
B	<p>RULES: (APPLIED WHEN POSSIBLE)</p> <p>1. MSB TO LSB IS TOP TO BOTTOM</p> <p>2. WHEN POSSIBLE: INPUTS ON LEFT, OUTPUTS ON RIGHT</p> <p>3. ORDER OF PAGES=CHIP INTERFACES, TERMINATION, POWER, DECOUPLING</p> <p>4. AVOID USING OFF PAGE CONNECTORS FOR ON PAGE CONNECTIONS</p> <p>5. LANED SIGNALS ARE GROUPED ON SYMBOLS</p> <p>6. TRANSMITTER NAME USED AS PREFIX WITH RX AND TX CONNECTIONS</p> <p>7. SUFFIX V IS USED FOR VOLTAGE RAIL SIGNAL NAMES</p> <p>8. SUFFIX DP AND DN ARE USED FOR DIFFERENTIAL PAIRS</p> <p>9. UNNAMED NETS ARE NAMED WITH /2 TEXT SIZE</p> <p>10.SUFFIX N FOR ACTIVE LOW OR N JUNCTION</p> <p>12.SUFFIX P FOR P JUNCTION</p> <p>13.SUFFIX EN FOR ENABLE</p> <p>14.'CLK' FOR CLOCKS, 'RST' FOR RESETS</p> <p>15.PWRGD FOR POWER GOOD</p> <p>16.REV AND FAB ARE SET USING CUSTOM VARIABLES</p> <p>TOOLS>OPTIONS>VARIABLES</p>								B																																																																																		
A									A																																																																																		
<div>DRAWING</div> <div>Mon Nov 05 16:42:32 2018</div> <table><tr><td>MICROSOFT</td><td>PROJECT NAME</td><td>PAGE</td><td>CSA</td><td>FAB</td><td>VER</td></tr><tr><td>CONFIDENTIAL</td><td>Toledo SoC</td><td>1/59</td><td>PAGE 1/59</td><td>E Ret</td><td>hi03</td></tr></table>									MICROSOFT	PROJECT NAME	PAGE	CSA	FAB	VER	CONFIDENTIAL	Toledo SoC	1/59	PAGE 1/59	E Ret	hi03																																																																							
MICROSOFT	PROJECT NAME	PAGE	CSA	FAB	VER																																																																																						
CONFIDENTIAL	Toledo SoC	1/59	PAGE 1/59	E Ret	hi03																																																																																						
	8	7	6	5	4	3	2	1																																																																																			

SOC: PCIEX, CLOCKS



MXXXXXXX-001	MATL	REF_DES	DESCR.	BOM PROPERTY
M1090982-001	IC	U1	PROCSR, SOC, SM, 1100 BGA, ARDEN A0	SOC_INCLUDE
M1090982-001	EMPTY	U1	PROCSR, SOC, SM, 1100 BGA, ARDEN A0	SOC_EMPTY

MICROSOFT	PROJECT NAME	PAGE	CSA	FAB	VER
CONFIDENTIAL	Toledo SoC	2/59	PAGE	E Re	ali.103



8 7 6 5 4 3 2 1

SOC: POWER: MEMIO, MEMPHY, SOC, MISC

D C B A

POPULATE R268 IF FILTER IS USED

VR SENSE NET

V_SOC1P8

V_SOC1P8_VDD

V_FUSE

V_3P3_GATED

V_SOCPHY

V_MEMPHY

V_SOC

V_MEMIO

FB714, FB713 ARE FILTER STUFFING OPTIONS
IN CASE VDD18/SOC1P8 IS SENSITIVE TO RIPPLE VOLTAGE
THIS IS NOT EXPECTED TO BE NEEDED AS AMD HAS SINCE
PROVIDED A RIPPLE VOLTAGE REQUIREMENT OF <30MV PK-PK

MICROSOFT	PROJECT NAME	PAGE	CSA	FAB	VER
CONFIDENTIAL	Toledo SoC	4/59	PAGE	E Retali	103

8 7 6 5 4 3 2 1

A B C D

SOC: POWER: MEMIO, MEMPHY, SOC, MISC

POPULATE R268 IF FILTER IS USED

VR SENSE NET

V_SOC1P8

V_SOC1P8_VDD

V_FUSE

V_3P3_GATED

V_SOCPHY

V_MEMPHY

V_SOC

V_MEMIO

U1 ARDEN 23 OF 35 VDD_MEMP

U1 ARDEN 16 OF 35 VDD_SOC

U1 ARDEN 22 OF 35 VDD_MEM


M1090982-001 BGA2963

M1090982-001 BGA2963

M1090982-001 BGA2963

MICROSOFT	PROJECT NAME	PAGE	CSA	FAB	VER
CONFIDENTIAL	Toledo SoC	4/59	PAGE	E Retali	103

[illegible]



87654321

MICROSOFT
CONFIDENTIAL

PROJECT NAME
Toledo SoC


PAGE
6/59

CSA
PAGE
6/59

FAB
E Retali

VER
1.03

87654321



8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

MICROSOFT

CONFIDENTIAL

PROJECT NAME

Toledo SoC

PAGE

7/59

CSA PAGE

7/59

FAB

E Re

VER

tail.103

[illegible]




Diagram illustrating the SOC: MEMORY: PARTITION A & B, showing connections between two memory channels (A0-A1 and B0-B1) and their respective ICs (U1 and U2).

The diagram is divided into two main sections: A0-A1 (left) and B0-B1 (right).

Section A0-A1 (Left):

- IC U1 (ARDEN 3 OF 35):** MEMORY CHANNEL A0-A1. Pins include A0_CKE_N, A0_CAB1, A0_CA9, A0_CA8, A0_CA7, A0_CA6, A0_CA5, A0_CA4, A0_CA3, A0_CA2, A0_CA1, A0_CA0, A0_WCK0_P, A0_WCK0_N, A0_WCK1_P, A0_WCK1_N, A0_EDC_0, A0_EDC_1, A0_DBI_0, A0_DBI_1, A0_DQ15, A0_DQ14, A0_DQ13, A0_DQ12, A0_DQ11, A0_DQ10, A0_DQ9, A0_DQ8, A0_DQ7, A0_DQ6, A0_DQ5, A0_DQ4, A0_DQ3, A0_DQ2, A0_DQ1, A0_DQ0, A_CK_P, A_CK_N, A_DRAM_RESET, ABCDE_MEM_VREF, ABCD_MEM_CALR.
- IC U2 (ARDEN 3 OF 35):** MEMORY CHANNEL A0-A1. Pins include A1_CAB1, A1_CA9, A1_CA8, A1_CA7, A1_CA6, A1_CA5, A1_CA4, A1_CA3, A1_CA2, A1_CA1, A1_CA0, A1_WCK0_P, A1_WCK0_N, A1_WCK1_P, A1_WCK1_N, A1_EDC_0, A1_EDC_1, A1_DBI_0, A1_DBI_1, A1_DQ15, A1_DQ14, A1_DQ13, A1_DQ12, A1_DQ11, A1_DQ10, A1_DQ9, A1_DQ8, A1_DQ7, A1_DQ6, A1_DQ5, A1_DQ4, A1_DQ3, A1_DQ2, A1_DQ1, A1_DQ0.

Section B0-B1 (Right):


- IC U1 (ARDEN 4 OF 35):** MEMORY CHANNEL B0-B1. Pins include B0_CKE_N, B0_CAB1, B0_CA9, B0_CA8, B0_CA7, B0_CA6, B0_CA5, B0_CA4, B0_CA3, B0_CA2, B0_CA1, B0_CA0, B0_WCK0_P, B0_WCK0_N, B0_WCK1_P, B0_WCK1_N, B0_EDC_0, B0_EDC_1, B0_DBI_0, B0_DBI_1, B0_DQ15, B0_DQ14, B0_DQ13, B0_DQ12, B0_DQ11, B0_DQ10, B0_DQ9, B0_DQ8, B0_DQ7, B0_DQ6, B0_DQ5, B0_DQ4, B0_DQ3, B0_DQ2, B0_DQ1, B0_DQ0, B_CK_P, B_CK_N, B_DRAM_RESET.
- IC U2 (ARDEN 4 OF 35):** MEMORY CHANNEL B0-B1. Pins include B1_CAB1, B1_CA9, B1_CA8, B1_CA7, B1_CA6, B1_CA5, B1_CA4, B1_CA3, B1_CA2, B1_CA1, B1_CA0, B1_WCK0_P, B1_WCK0_N, B1_WCK1_P, B1_WCK1_N, B1_EDC_0, B1_EDC_1, B1_DBI_0, B1_DBI_1, B1_DQ15, B1_DQ14, B1_DQ13, B1_DQ12, B1_DQ11, B1_DQ10, B1_DQ9, B1_DQ8, B1_DQ7, B1_DQ6, B1_DQ5, B1_DQ4, B1_DQ3, B1_DQ2, B1_DQ1, B1_DQ0.

Legend:

- 1 R117 118 OHM 1% CH 201

Part Numbers: M1090982-001, BGA2963

Page Information: MICROSOFT CONFIDENTIAL, PROJECT NAME Toledo SoC, PAGE 10/59, CSA PAGE 10/59, FAB E Retali, VER 103



SOC: MEMORY: PARTITION E & F





Diagram illustrating the memory partitioning for the SOC: MEMORY: PARTITION G & H. The diagram is divided into two main sections, G and H, each showing a memory channel (G0-G1 and H0-H1) and its connection to the SOC.

Section G (Left):

- U1: ARDEN 9 OF 35** (Memory Channel G0-G1)
- IC: J10** (Memory Channel G1)
- Connections:** G0_CKE_N, G0_CAB1, G0_CA9, G0_CA8, G0_CA7, G0_CA6, G0_CA5, G0_CA4, G0_CA3, G0_CA2, G0_CA1, G0_CA0, G0_WCK0_P, G0_WCK0_N, G0_WCK1_P, G0_WCK1_N, G0_EDC_0, G0_EDC_1, G0_DBI_0, G0_DBI_1, G0_DQ15, G0_DQ14, G0_DQ13, G0_DQ12, G0_DQ11, G0_DQ10, G0_DQ9, G0_DQ8, G0_DQ7, G0_DQ6, G0_DQ5, G0_DQ4, G0_DQ3, G0_DQ2, G0_DQ1, G0_DQ0, G_CK_P, G_CK_N, G_DRAM_RESET, FGHIJ_MEM_VREF, GHIJ_MEM_CALR.

Section H (Right):

- U1: ARDEN 10 OF 35** (Memory Channel H0-H1)
- IC: AA10** (Memory Channel H1)
- Connections:** H0_CKE_N, H0_CAB1, H0_CA9, H0_CA8, H0_CA7, H0_CA6, H0_CA5, H0_CA4, H0_CA3, H0_CA2, H0_CA1, H0_CA0, H0_WCK0_P, H0_WCK0_N, H0_WCK1_P, H0_WCK1_N, H0_EDC_0, H0_EDC_1, H0_DBI_0, H0_DBI_1, H0_DQ15, H0_DQ14, H0_DQ13, H0_DQ12, H0_DQ11, H0_DQ10, H0_DQ9, H0_DQ8, H0_DQ7, H0_DQ6, H0_DQ5, H0_DQ4, H0_DQ3, H0_DQ2, H0_DQ1, H0_DQ0, H_CK_P, H_CK_N, H_DRAM_RESET.

Legend:


- OUT:** Output signal
- BT:** Bidirectional signal
- BI:** Input signal

Part Numbers:


- M1090982-001** (Left)
- BGA2963** (Right)

Table:

PROJECT NAME	PAGE	CSA PAGE	FAB	VER
Toledo SoC	13/59	13/59	E Retali	103






SOC: DEBUG, SB SIGNALS, VOLTAGE SENSE






SOC: DECOUPLING

D






D

C











C

B



B

A



A

[illegible]

MEMORY: GDDR6 CHANNEL A: 8GB

D

C

B


A

D

C




B

A



MXXXXXXX-001	MATL	REF_DES	DESCR.	BOM PROPERTY
M1098563-001	IC	U1009,U1003,U1008,U1007,U1002,U1011	GDDR6, SAMSUNG, 16GB	GDDR6_SAMSUNG
M1108660-001	IC	U1004,U1012,U1005,U1006	GDDR6, SAMSUNG, 8GB	GDDR6_SAMSUNG
M1107532-001	IC	U1009,U1003,U1008,U1007,U1002,U1011	GDDR6, HYNIX, 16GB	GDDR6_HYNIX
M1108913-001	IC	U1004,U1012,U1005,U1006	GDDR6, HYNIX, 8GB	GDDR6_HYNIX
M1107537-001	IC	U1009,U1003,U1008,U1007,U1002,U1011	GDDR6, MICRON, 16GB	GDDR6_MICRON
M1107533-001	IC	U1004,U1012,U1005,U1006	GDDR6, MICRON, 8GB	GDDR6_MICRON

MEMORY: GDDR6 CHANNEL B: 16GB



MEMORY: GDDR6 CHANNEL C: 8GB

D

C

B


A

D


C

B


A



MEMORY: GDDR6 CHANNEL D: 16GB




MEMORY: GDDR6 CHANNEL E: 16GB



[illegible]

MEMORY: GDDR6 CHANNEL G: 16GB



8 7 6 5 4 3 2 1

MEMORY: GDDR6 CHANNEL H: 8GB

D

C

B

A

8 7 6 5 4 3 2 1

Microsoft Confidential

PROJECT NAME: Toledo SoC


PAGE: 26/59

CSA PAGE: 26/59



FAB: E Retali


VER: 103


MEMORY: GDDR6 CHANNEL I: 16GB



MEMORY: GDDR6 CHANNEL J: 8GB







8

7

6

5

4

3

2

1

D

C

B

A

HDMI : LOAD SWITCHES

U82 IS MITIGATION FOR HDMI TMDS BACK-DRIVE CURRENT THROUGH Q621M RE-DRIVER

MXXXXXXX-001	MATL	REF_DES	DESCR.	BOM PROPERTY
X912985-001	IC	U82	IC,SM,SOT23-5,STMP2151STR,PWR SW,1CH,0.5A	HDMI_LOAD_SWITCH_ST
X862402-001	IC	U82	IC,SM,SOT23-5,TPS2065DBVR,HI SIDE SW,1.5A	HDMI_LOAD_SWITCH_TI
X934019-001	IC	U82	IC,SM,SOT23-5,AP2151D,PWR SW,1CH,0.5A,DIODES QUAL	HDMI_LOAD_SWITCH_DIODES

MICROSOFT
CONFIDENTIAL

PROJECT NAME
Toledo SoC

PAGE
31/59

CSA
PAGE
31/59

FAB
E Retali

VER
103

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

D

C

B

A

HDMI : LOAD SWITCHES

V_3P3STBY_SOC

V_3P3STBY_HDMI

VREG_1P1_ACTIVE_EN

V_3P3STBY_HDMI_EN

V_3P3STBY_HDMI_FLT_N

U82 IC STMPS2151

X912985-001 SOT23-5

HDMI_LOAD_SWITCH_BASE

U82 IS MITIGATION FOR HDMI TMDS BACK-DRIVE CURRENT THROUGH Q621M RE-DRIVER

MXXXXXXX-001	MATL	REF_DES	DESCR.	BOM PROPERTY
X912985-001	IC	U82	IC,SM,SOT23-5,STMPS2151STR,PWR SW,1CH,0.5A	HDMI_LOAD_SWITCH_ST
X862402-001	IC	U82	IC,SM,SOT23-5,TPS2065DBVR,HI SIDE SW,1.5A	HDMI_LOAD_SWITCH_TI
X934019-001	IC	U82	IC,SM,SOT23-5,AP2151D,PWR SW,1CH,0.5A,DIODES QUAL	HDMI_LOAD_SWITCH_DIODES

MICROSOFT
CONFIDENTIAL

PROJECT NAME
Toledo SoC

PAGE
31/59

CSA
PAGE
31/59

FAB
E Retali

VER
103

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

D

C

B

A

HDMI : LOAD SWITCHES

V_3P3STBY_SOC

V_3P3STBY_HDMI

VREG_1P1_ACTIVE_EN

V_3P3STBY_HDMI_EN

V_3P3STBY_HDMI_FLT_N

U82 IC STMPS2151

X912985-001 SOT23-5

HDMI_LOAD_SWITCH_BASE

U82 IS MITIGATION FOR HDMI TMDS BACK-DRIVE CURRENT THROUGH Q621M RE-DRIVER

MXXXXXXX-001	MATL	REF_DES	DESCR.	BOM PROPERTY
X912985-001	IC	U82	IC,SM,SOT23-5,STMPS2151STR,PWR SW,1CH,0.5A	HDMI_LOAD_SWITCH_ST
X862402-001	IC	U82	IC,SM,SOT23-5,TPS2065DBVR,HI SIDE SW,1.5A	HDMI_LOAD_SWITCH_TI
X934019-001	IC	U82	IC,SM,SOT23-5,AP2151D,PWR SW,1CH,0.5A,DIODES QUAL	HDMI_LOAD_SWITCH_DIODES

MICROSOFT
CONFIDENTIAL

PROJECT NAME
Toledo SoC

PAGE
31/59

CSA
PAGE
31/59

FAB
E Retali

VER
103

8

7

6

5


4


3

2


1

CONN: BOARD TO BOARD






CONN: M.2



CONN: SPDIF, CFEXPRESS

CFX_PERST_N DRIVEN BY GPIO FROM MP2926
NCP803 RESET SUPERVISOR FOOTPRINT LEFT IN DESIGN AS BACKUP




Q166 PROVIDES LOGIC INVERSION
SPDIF DETECT IS ACTIVE LOW
SOC REQUIRES ACTIVE HIGH

VREGS: V_3P3_GATED, V_3P3_CFX


COMPARATOR 1 OF 2
V_3P3_GATED LOAD SWITCH
NOM.VOLTAGE: 3.3V
PEAK CURRENT: 3.0A

V_3P3_GATED POWERS M.2, CFEXPRESS, SPDIF,
SOC VDD3, CLOCK GENERATOR 3.3V




COMPARATOR 2 OF 2
V_3P3_CFX LOAD SWITCH
NOM.VOLTAGE: 3.3V
EDC: 2.5A
TDC: 1.5A

V_3P3_CFX_EN DRIVEN VIA GPIO FROM MP2926
COMPARATOR CIRCUIT LEFT IN AS BACKUP




VREGS: INPUT FILTERS


GFX/CPU INPUT FILTER



MEMIO/MEMPHY/SOC INPUT CAPS



```
VREGS: V_CPUCORE, V_GFXCORE CONTROLLER
```




MP2855 I2C ADDRESS					
	7-BIT BASE		R/W	I2C ADDR	8-BIT HEX
WRITE	010	0000	0	0X20	0X40
READ	010	0000	1	0X20	0X41


MP2855 RAIL ASSIGNMENTS		
RAIL 1:	V_GFXCORE	(POWER GROUP B)
RAIL 2:	V_CPUCORE	(POWER GROUP B)

MICROSOFT	PROJECT NAME	PAGE	CSA PAGE	FAB	VER
CONFIDENTIAL	Toledo SoC	38/59	38/59	E Retail	103

VREGS: V_GFXCORE OUTPUT PHASE 1 & 2



V_GFXCORE		
VID: 0.7V-1.1V	BOOT: .8V	
TDC: 214A	EDC: 288A	FSW: 500KHZ





MXXXXXXX-001	MATL	REF DES	DESCR.	BOM PROPERTY
M1067777-001	IC	U41,U52,U46,U48,U1000,U1001,U4,U55,U1013	IC-PWR, DC/DC CONV, MP86965	VR_GFXCPU_MP86965
M1109161-001	IC	U41,U52,U46,U48,U1000,U1001,U4,U55,U1013	IC-PWR, DC/DC CONV, MP86965	VR_GFXCPU_MP86965
MXXXXXXX-001	MATL	REF DES	DESCR.	BOM PROPERTY
M1116117-001	IC	L1009,L1010,L1004,L1005,L1007,L1008,L6,L1006,L1011		INDUCTOR_CORE_EATON
M1117589-001	IC	L1009,L1010,L1004,L1005,L1007,L1008,L6,L1006,L1011		INDUCTOR_CORE_SUNLORD
M1126117-001	IC	L1009,L1010,L1004,L1005,L1007,L1008,L6,L1006,L1011		INDUCTOR_CORE_ITG


MXXXXXXX-001	MATL	REF DES	DESCR.	BOM PROPERTY
X913175-001	IC	C1330,C1331,C1332,C1333,C1257,C1256	PANASONIC 330UF SP QUAL	CAPACITOR_SP_PANASONIC
X913175-001	IC	C1263,C1260	PANASONIC 330UF SP QUAL	CAPACITOR_SP_PANASONIC
M1070340-001	IC	C1330,C1331,C1332,C1333,C1257,C1256	MURATA 330UF SP QUAL	CAPACITOR_SP_MURATA
M1070340-001	IC	C1263,C1260	MURATA 330UF SP QUAL	CAPACITOR_SP_MURATA

MICROSOFT CONFIDENTIAL	PROJECT NAME Toledo SoC	PAGE 39/59	CSA PAGE 39/59	FAB E Re	VER tali.103
---------------------------	----------------------------	---------------	----------------------	-------------	-----------------


VREGS: V_GFXCORE OUTPUT PHASE 3 & 4





VREGS: V_GFXCORE OUTPUT PHASE 5 & 6




VREGS: V_GFXCORE OUTPUT PHASE 7



```
VREGS:  V_CPUCORE  OUTPUT
```



```
VREGS:  V_MEMIO,  V_MEMPHY,  V_SOC  CONTROLLER
```





V_MEMPHY/V_MEMIO PSTATES			
V_MEMPHY	V_MEMIO	PVID1	PVID2
		3P3V_SLEEP_S3_N	3P3V_FORCE_PWR
0.85	1.35	0	0
0.85	1.25	0	1
0.75	1.25	1	0
0.70	1.25	1	1

MP2926 RAIL ASSIGNMENTS		
RAIL 1:	V_MEMPHY	(POWER GROUP B)
RAIL 2:	V_MEMIO	(POWER GROUP A)
RAIL 3:	V_SOC	(POWER GROUP B)

MP2926 I2C ADDRESS				
	7-BIT BASE	R/W	I2C ADDR	8-BIT HEX
WRITE	010 0001	0	0X23	0X46
READ	010 0001	1	0X23	0X47

VREGS: V_MEMPHY OUTPUT





MXXXXXXX-001	MATL	REF_DES	DESCR.	BOM PROPERTY
X913175-001	IC	C1259,C1258,C1261,C1262,C110,C109	PANASONIC 330UF SP QUAL	CAPACITOR_SP_PANASONIC
M1070340-001	IC	C1259,C1258,C1261,C1262,C110,C109	MURATA 330UF SP QUAL	CAPACITOR_SP_MURATA


MXXXXXXX-001	MATL	REF_DES	DESCR.	BOM PROPERTY
M1116117-001	IC	L2,L16,L3,L15,L0,L1002		INDUCTOR_CORE_EATON
M1117589-001	IC	L2,L16,L3,L15,L0,L1002		INDUCTOR_CORE_SUNLORD
M1126117-001	IC	L2,L16,L3,L15,L0,L1002		INDUCTOR_CORE_ITG

MXXXXXXX-001	MATL	REF_DES	DESCR.	BOM PROPERTY
M1079610-001	IC	U31,U62,U32,U60,U0,U59	IC-PWR, DC/DC CONV, MP86910C	VR_MEMSOC_MP86910C
M1126229-001	IC	U31,U62,U32,U60,U0,U59	IC-PWR, DC/DC CONV, MP86912C	VR_MEMSOC_MP86912C

MICROSOFT CONFIDENTIAL	PROJECT NAME Toledo SoC	PAGE 46/59	CSA PAGE 46/59	FAB E Re	VER tali.103
---------------------------	----------------------------	---------------	----------------------	-------------	-----------------

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---




[illegible]

	PROJECT NAME	PAGE	CSA PAGE	FAB	VER
	Toledo SoC	48/59	48/59	E Ret	hi03


VREGS: V_3P3STBY_SOC

V_3P3STBY_SOC
NOM. VOLTAGE: 3.32




```
VREGS:  V_SOC1P8,  V_DRAM1P8
```


U914 IS A LINEAR REGULATOR STUFFING OPTION
IN CASE VDD18/SOC1P8 IS SENSITIVE TO RIPPLE VOLTAGE
THIS IS NOT EXPECTED TO BE NEEDED AS AMD HAS SINCE
PROVIDED A RIPPLE VOLTAGE REQUIREMENT OF <30MV PK-PK



L1661: MWSA0518 USED FOR LOWER HEIGHT




VREGS: V_SOCPHY, V_FUSE




CLOCK: PCIE 100MHZ SS

9FGL0651 SMBUS ADDRESS
1101 010 R/W HEX
WRITE 1101 010 0 0XD4
READ 1101 010 1 0XD5



CLOCK: PCIE 100MHZ NS

9FGL04 SMBUS ADDRESS
1101 000 R/W HEX
WRITE 1101 000 0 0XD0
READ 1101 000 1 0XD1



MXXXXXXX-001	MATL	REF_DES	DESCR.	BOM PROPERTY
M1115898-001	IC	Y0	XTAL, 25MHZ, 15PPM, 8PF, 3.2X2.5MM	XTAL_25MHZ_KDS
M1085687-001	IC	Y0	XTAL, 25MHZ, 15PPM, 8PF, 3.2X2.5MM	XTAL_25MHZ_TXC
M1115904-001	IC	Y0	XTAL, 25MHZ, 15PPM, 8PF, 3.2X2.5MM	XTAL_25MHZ_NDK

MICROSOFT CONFIDENTIAL	PROJECT NAME Toledo SoC	PAGE 53/59	CSA PAGE 53/59	FAB E Retali	VER 103
---------------------------	----------------------------	---------------	----------------------	-----------------	------------

8

7

6

5

4

3

2

D

D

C

C

B

B

A

A

MARGIN: V_SOCPHY,V_SOC1P8, V_DRAM1P8

REMOVED FOR RETAIL FAB

MICROSOFT
CONFIDENTIAL

PROJECT NAME
Toledo SoC

PAGE
54/59

CSA
PAGE
54/59

FAB	VER
E Retali.103	

VER
li.10 3

8

7

6

5

4

3

2

1

8		7		6		5		4		3		2		1	
MONITOR: V_SOC1P8, V_SOCPHY, V_12P0_SOC, V_DRAM1P8															
D															
C															
B		REMOVED FOR RETAIL FAB													
A															
8		7		6		5		4		3		2		1	

8

7

6

5

4

3

2

D

C

B

A

D

C

B

A

MONITOR: M.2, CFEXPRESS

REMOVED FOR RETAIL FAB

MICROSOFT
CONFIDENTIAL

PROJECT NAME
Toledo SoC

PAGE
56/59

CSA
PAGE
56/59

FAB	VER
E Retali.103	

8

7

6

5

4

3

2

1

DEBUG: VR HEADERS, TEST POINTS, CONNECTORS

D

D

C



C

B


B

A

A



8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



8		7		6		5		4		3		2		1		
BOM DEFINITIONS																
D	BOM		DEFINITION													
	BOARD_LEVEL_SHIELD		POPULATES TOP AND BOTTOM BOARD LEVEL SHIELDS. POPULATES M.2 BOARD LEVEL SHIELD													
	COMMON		ALL COMPONENTS WITH NO BOM PROPERTY													
	DEBUG		COMPONENTS REQUIRED FOR BRING UP & DEBUG													
C	DEBUG_HDT		HDT-RELATED DEBUG COMPONENTS													
	DEBUG_TP		DEBUG TEST HOOKS. POPULATE IF BUILDING BARE PCBAS													
	DEBUG_HEADER		DEBUG HEADERS WITH HEIGHT CLEARANCE ISSUES WITH CHASSIS. POPULATE ONLY ON PCBAS NOT INTENEDED FOR USE IN A CONSOLE ASSEMBLY													
	DEBUG_SHUNT		COMPONENTS WHICH ARE ON DEBUG BOARDS, BUT ARE REMOVED/SHORTED ON RETAIL													
	GDDR6_BASE		DUMMY PLACE HOLDER FOR GDDR6/DRAM. NEVER USE THIS IN THE RECIPE FILE.													
	GDDR6_HYNIX		STUFFS HYNIX GDDR6													
	GDDR6_SAMSUNG		STUFFS SAMSUNG GDDR6													
	PCB_GI		FAB TYPE: GOLD													
	PCB_HG		FAB TYPE: HARD GOLD, RAISED PADS. FOR SOCKETED BOARDS													
	PCB_OSP		FAB TYPE: ORGANIC SOLDERABILITY PRESERVATIVE GREEN SOLDERMASK													
	RETAIL		COMPONENTS STUFFED FOR A RETAIL CONSOLE. DO NOT USE WITH DEBUG													
	B	RF		STUFFS 2.4/5GHZ FILTERS FOR DESENSE MITIGATION												
RTC_RETAIL		RTC CIRCUIT IMPLEMENTATION FOR RETAIL BOARDS														
RTC_XDK		RTC CIRCUIT IMPLEMENTATION FOR XDK BOARDS														
SOC_BASE		DUMMY PLACE HOLDER FOR SOC. NEVER USE THIS IN THE RECIPE FILE.														
SOC_EMPTY		DOES NOT STUFF ARDEN														
SOC_INCLUDE		STUFFS ARDEN														
SPI_FLASH_BASE		DUMMY PLACE HOLDER FOR SPI FLASH. NEVER USE THIS IN THE RECIPE FILE.														
SPI_FLASH_MACRONIX		STUFFS MACRONIX SPI FLASH														
SPI_FLASH_WINBOND		STUFFS WINBOND SPI FLASH														
VR_FIXED		SET ALL VRS TO FIXED VOLTAGES (NON-MARGINED). EXCLUDES V_MEMIO														
VR_HEATSINK		STUFFS PEMNUTS FOR MOUNTING VRM HEATSINK (BARE PCBAS ONLY)														
A		INDUCTOR_CORE_BASE		DUMMY PLACE HOLDER FOR HIGH POWER SOC INDUCTORS. NEVER USE THIS IN THE RECIPE FILE												
	INDUCTOR_CORE_CHILISIN		STUFFS CHILISIN INDUCTORS FOR HIGH POWER SOC DOMAINS													
	INDUCTOR_CORE_EATON		STUFFS EATON INUDCTORS FOR HIGH POWER SOC DOMAINS													
	INDUCTOR_CORE_SUNLORD		STUFFS SUNLORD INUDCTORS FOR HIGH POWER SOC DOMAINS													
	VR_GFXCPU_BASE		DUMMY PLACE HOLDER FOR GFX/CPU POWER STAGES. NEVER USE THIS IN THE RECIPE FILE													
	VR_GFXCPU_MP86955		STUFFS GFX/CPU POWER STAGES WITH THE MP86955 (8" WAFER QUAL)													
	VR_GFXCPU_MP86965		STUFFS GFX/CPU POWER STAGES WITH THE MP86955 (12" WAFER QUAL)													
	XTAL_25MHZ_BASE		DUMMY PLACE HOLDER FOR 25MHZ XTAL. NEVER USE THIS IN THE RECIPE FILE													
	XTAL_25MHZ_KDS		STUFFS 25MHZ XTAL WITH THE KDS PART													
	XTAL_25MHZ_NDK		STUFFS 25MHZ XTAL WITH THE NDK PART													
	XTAL_25MHZ_TXC		STUFFS 25MHZ XTAL WITH THE TXC PART													
	HDMI_LOAD_SWITCH_BASE		DUMMY PLACE HOLDER FOR HDMI LOAD SWITCH. NEVER USE THIS IN THE RECIPE FILE													
HDMI_LOAD_SWITCH_DIODES		STUFFS HDMI LOAD SWITCH WITH DIODES INC QUAL PART														
HDMI_LOAD_SWITCH_ST		STUFFS HDMI LOAD SWITCH WITH STMICRO QUAL PART														
HDMI_LOAD_SWITCH_TI		STUFFS HDMI LOAD SWITCH WITH TEXAS INSTRUMENTS QUAL PART														
VR_MEMSOC_BASE		DUMMY PLACE HOLDER FOR MEMIO/MEMPHY/SOC POWER STAGES. NEVER USE THIS IN THE RECIPE FILE														
VR_MEMSOC_MP86910C		STUFFS MEMIO/MEMPHY/SOC POWER STAGES WITH THE MP86910C (8" WAFER QUAL)														
VR_MEMSOC_MP86912C		STUFFS MEMIO/MEMPHY/SOC POWER STAGES WITH THE MP86912C (12" WAFER QUAL)														
										MICROSOFT CONFIDENTIAL		PROJECT NAME Toledo SoC		PAGE 59/59	CSA PAGE 59/59	VER 1.03
8		7		6		5		4		3		2		1		