



SOC: PCIEX,CLOCKS





MXXXXXXX-001	MATL	REF_DES	DESCR.	BOM PROPERTY
M1114629-001	IC	U1	PROCSR,SOC,SM,1304-BGA,SPARKMAN35	SOC_INCLUDE
M1114629-001	EMPTY	U1	PROCSR,SOC,SM,1304-BGA,SPARKMAN35	SOC_EMPTY


MICROSOFT CONFIDENTIAL	PROJECT NAME Stockton	PAGE 2/76	CSA PAGE 2/76	FAB C	VER 0.12
---------------------------	--------------------------	--------------	---------------------	----------	-------------




SOC POWER: MEMIO, CPUCORE, SOC



8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---





U1

SPARKMAN2

22 OF 24

IC

AV5

VSS

AV9

VSS

B1

VSS

B12

VSS

B14

VSS

B16

VSS

B18

VSS

B19

VSS

B21

VSS

B23

VSS

B25

VSS

B27

VSS

B30

VSS

B32

VSS

B35

VSS

B37

VSS

B38

VSS

B4

VSS

B5

VSS

C1

VSS

C10

VSS

C13

VSS

C15

VSS

C17

VSS

C18

VSS

C20

VSS

C22

VSS

C24

VSS

C26

VSS

C29

VSS

C3

VSS

C31

VSS

C34

VSS

C36

VSS

C38

VSS

C8

VSS

D10

VSS

D13

VSS

D15

VSS

D17

VSS

D19

VSS

D2

VSS

D21

VSS

D23

VSS

D25

VSS

D27

VSS

D30

VSS

D32

VSS

D35

VSS

D37

VSS

D7

VSS

D8

VSS

E12

VSS

E14

VSS

E16

VSS

E18

VSS

E2

VSS

E20

VSS

E22

VSS

E24

VSS

E26

VSS

E29

VSS

E31

VSS

E34

VSS

E35

VSS

E36

VSS

E38

VSS

E4

VSS

E9

VSS

F12

VSS

F14

VSS

F16

VSS

F19

VSS

F21

VSS

F23

VSS

F25

VSS

F27

VSS

F30

VSS

F9

VSS

G1

VSS

G10

VSS

G13

VSS

G15

VSS

G17

VSS

G18

VSS

G20

VSS

G22

VSS

G24

VSS

G26

VSS

G29

VSS

G35

VSS

G37

VSS

G5

VSS

G8

VSS

H13

VSS

H15

VSS

H17

VSS

H18

VSS

H2

VSS

H21

VSS

H23

VSS

H25

VSS

H27

VSS

H31

VSS

M1114629-001
BGA1303

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

MICROSOFT
CONFIDENTIAL

PROJECT NAME
Stockton

PAGE
6/76


CSA
PAGE
6/76

FAB
C

VER
0.12

[illegible]


SOC: DEBUG, SB SIGNALS, V_BAT, VOLTAGE SENSE





STUFF R388 IF SOC IS NOT STUFFED

MICROSOFT	PROJECT NAME	PAGE	CSA PAGE	FAB	VER
CONFIDENTIAL	Stockton	8/76	8/76	C	0.12


SOC: V_GFXCORE DECOUPLING









SOC: V_CPUCORE DECOUPLING




8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



MXXXXXXX-001	MATL	REF DES	DESCR.	BOM PROPERTY
M1098563-001	IC	U1002, U1001, U1005, U1006, U1011	GDDR6	GDDR6_SAMSUNG
M1107532-001	IC	U1002, U1001, U1005, U1006, U1011	GDDR6	GDDR6_HYNIX
M1107537-001	IC	U1002, U1001, U1005, U1006, U1011	GDDR6	GDDR6_MICRON

MICROSOFT	PROJECT NAME	PAGE	CSA PAGE	FAB	VER
CONFIDENTIAL	Stockton	13/76	13/76	C	0.12

MEMORY: PWR/VSS & DECAP, A



SOC & Memory: CHB/PHY1

U1 SPARKMAN2 9 OF 24 IC

U1 SPARKMAN2 10 OF 24 IC

U1005 GDDR6_BASE IC

GDDR6_SGRAM_180P 1 OF 2

M1114629-001 BGA1303

M1114629-001 BGA1303

M1098563-001 BGA180

GLITCH PROTECTION CIRCUIT FOR RESET

MICROSOFT CONFIDENTIAL

PROJECT NAME Stockton






PAGE 15/76

CSA PAGE 15/76





FAB C


VER 0.12

MEMORY: PWR/VSS & DECAP, B







SOC & Memory: CHC/PHY2











SOC & Memory: CHD/PHY3




8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---













8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---






SB: POWER





MICROSOFT CONFIDENTIAL	PROJECT NAME Stockton	PAGE 27/76	CSA PAGE 27/76	FAB C	VER 0.12
---------------------------	--------------------------	---------------	----------------------	----------	-------------

SB: CLOCKS, STRAPPING, POR



MXXXXXXX-001	MATL	REF DES	DESCR.	BOM PROPERTY
M1093668-001	IC	U48	IC,SANTO SB,BGA515	SANTO_RETAIL
M1093662-001	IC	U48	IC,SANTO SB,BGA515	SANTO_DEV
M1093668-001	EMPTY	U48	IC,SANTO SB,BGA515	SANTO_EMPTY

MICROSOFT CONFIDENTIAL	PROJECT NAME Stockton	PAGE 28/76	CSA PAGE 28/76	FAB C	VER 0.12
---------------------------	--------------------------	---------------	----------------------	----------	-------------

CLOCK: PCIE 100MHZ SS

9FGL0651 SMBUS ADDRESS
1101 010 R/W HEX
WRITE 1101 010 0 0XD4
READ 1101 010 1 0XD5

POWER SUBJECT TO REVIEW

85 OHM DIFF OUTPUTS

R166 = 1K TO ACCOUNT FOR ~60KOHM COMBINED INPUT IMPEDANCE OF CLOCK GENS


MICROSOFT	PROJECT NAME	PAGE	CSA	FAB	VER
CONFIDENTIAL	Stockton	29/76	29/76	C	0.12

I2C BUFFER PREVENTS LEAKAGE PATH FROM SMBUS PULLUPS TO V_3P3_GATED THROUGH CLOCK GENERATORS

EN: 450K INTERNAL PU TO VCCA
V_3P3_SS_CLK HAS 10K PD TO GND


CLOCK: PCIE 100MHZ NS

9FGL04 SMBUS ADDRESS
1101 000 R/W HEX
WRITE 1101 000 0 0XD0
READ 1101 000 1 0XD1




MXXXXXXX-001	MATL	REF	DES	DESCR.	BOM PROPERTY
M1115898-001	IC	Y0		XTAL, 25MHZ, 15PPM, 8PF, 3.2X2.5MM	XTAL_25MHZ_KDS
M1085687-001	IC	Y0		XTAL, 25MHZ, 15PPM, 8PF, 3.2X2.5MM	XTAL_25MHZ_TXC
M1115904-001	IC	Y0		XTAL, 25MHZ, 15PPM, 8PF, 3.2X2.5MM	XTAL_25MHZ_NDK

MICROSOFT CONFIDENTIAL	PROJECT NAME Stockton	PAGE 30/76	CSA PAGE 30/76	FAB C	VER 0.12
---------------------------	--------------------------	---------------	----------------------	----------	-------------




MAX40200 IDEAL DIODE PROVIDES BACKDRIVE PROTECTION FROM DEDIPROG



MICROSOFT CONFIDENTIAL	PROJECT NAME Stockton	PAGE 33/76	CSA PAGE 33/76	FAB C	VER 0.12
---------------------------	--------------------------	---------------	----------------------	----------	-------------


MEMORY: SPI FLASH

NOTE:SPI FLASH IS CONNECTED TO BOTH SMC AND FACET MASTERS



MXXXXXXX-001	MATL	REF DES	DESCR.	BOM PROPERTY
X946576-001	IC	U442	WINBOND,SPI_FLASH,8GBIT,USON	SPI_FLASH_WINBOND
M1090771-001	IC	U442	MACRONIX,SPI_FLASH,8GBIT,USON	SPI_FLASH_MACRONIX


HDMI: LOAD SWITCHES




U82 IS MITIGATION FOR HDMI TMDS BACK-DRIVE CURRENT THROUGH Q621M RE-DRIVER

MXXXXXX-001	MATL	REF_DES	DESCR.	BOM PROPERTY
X912985-001	IC	U82	IC,SM,SOT23-5,STMPS2151STR,PWR_SW,1CH,0.5A	HDMI_LOAD_SWITCH_ST
X862402-001	IC	U82	IC,SM,SOT23-5,TPS2065DBVR,HI_SIDE_SW,1.5A	HDMI_LOAD_SWITCH_TI
X934019-001	IC	U82	IC,SM,SOT23-5,AP2151D,PWR_SW,1CH,0.5A,DIODES_QUAL	HDMI_LOAD_SWITCH_DIODES

AUDIO: PREMIUM AND RETAIL



PREMIUM/SE/LE SKU ONLY



ISD9160FIMS05 - REMOVED CAP TOUCH FUNCTIONALITY

CONN: RJ45, SPDIF, CFEXPRESS

MXXXXXXX-001	MATL	REF_DES	DESCR.	BOM PROPERTY
M1087814-001	CONN	J13	FOXCONN RJ45 CONNECTOR	CON_RJ45_FOXC
MXXXXXXX-001	CONN	J13	AMPHENOL QUAL RJ45 CONNECTOR	CON_RJ45_AMP

D

D

C






C

B










B

A


A



Q166 PROVIDES LOGIC INVERSION
SPDIF_DETECT IS ACTIVE LOW
SOC REQUIRES ACTIVE HIGH




CFEXPRESS
2.5A EDC
1.55A TDC




MICROSOFT CONFIDENTIAL	PROJECT NAME Stockton	PAGE 38/76	CSA PAGE 38/76	FAB C	VER 0.12
---------------------------	--------------------------	---------------	----------------------	----------	-------------

CONN: WIFI



CONN: M.2



POLARITY SWAPPED TO SUPPORT
ROUTING ON TWO SIDES OF BOARD

THE SSD HAS AN INTERNAL PULL-UP ON ITS PCIE RESET INPUT.
ISOLATION OF SIGNAL PCIE_RST_N IS NEEDED TO ISOLATE
SOUTHBRIDGE OUTPUT FROM SSD PULLUP

8

7

6

5

4

3

2

1

D

C

B

A

D

C

B

A

CONN: ODD

PLACEHOLDER FOR OBSOLETE ODD CIRCUITRY

MICROSOFT
CONFIDENTIAL

PROJECT NAME
Stockton

PAGE
42/76

CSA
PAGE
42/76

FAB	
C	

VER
0.12

8

7

6

5

4


3

2


1

CONN: FRONT PANEL, FAN, NEXUS


FRONT PANEL CONNECTOR





FAN CONNECTOR




NEXUS CONNECTOR










VREGS: V_CPUCORE, V_GFXCORE CONTROLLER





MP2855 I2C ADDRESS				
	7-BIT BASE	R/W	I2C ADDR	8-BIT HEX
WRITE	010 0000	0	0X20	0X40
READ	010 0000	1	0X20	0X41

MP2855 RAIL ASSIGNMENTS	
RAIL 1:	V_GFXCORE (POWER GROUP B)
RAIL 2:	V_CPUCORE (POWER GROUP B)



MICROSOFT CONFIDENTIAL	PROJECT NAME	PAGE	CSA PAGE	FAB	VER
	Stockton	47/76	47/76	C	0.12

VREGS: V_GFXCORE OUTPUT PHASE 1 & 2




MXXXXXXX-001	MATL	REF DES	DESCR.	BOM PROPERTY
M1109184-001	IC	U41, U52, U46, U408	IC-PWR, DC/DC CONV, MP86925	VR_GFXCORE_MP86925
M1079609-001	IC	U41, U52, U46, U408	IC-PWR, DC/DC CONV, MP86915	VR_GFXCORE_MP86915
M1109184-001	IC	U41, U52, U46	IC-PWR, DC/DC CONV, MP86925	VR_GFXCORE_RETAIL

VREGS: V_GFXCORE OUTPUT PHASE 3 & 4



```
VREGS:  V_CPUCORE  OUTPUT
```



VREGS: V_MEMIO, V_MEMPHY, V_SOC CONTROLLER

D

C

B


A

D

C

B


A





V_MEMPHY/V_MEMIO PSTATES				
V_MEMPHY	V_MEMIO	3P3V_SLEEP_S3_N	3P3V_FORCE_PWR	
0.85	1.35	0	0	
0.85	1.25	0	1	
0.75	1.25	1	0	
0.70	1.25	1	1	


MP2926 RAIL ASSIGNMENTS		
RAIL 1:	V_MEMPHY	(POWER GROUP B)
RAIL 2:	V_MEMIO	(POWER GROUP A)
RAIL 3:	V_SOC	(POWER GROUP B)

MP2926 I2C ADDRESS				
	7-BIT BASE	R/W	I2C ADDR	8-BIT HEX
WRITE	010 0001	0	0X23	0X46
READ	010 0001	1	0X23	0X47




VREGS: V_MEMIO AND V_MEMPHY OUTPUT






	PROJECT NAME	PAGE	CSA PAGE	FAB	VER
	Stockton	54/76	54/76	C	0.12

VREGS: V_5P0



VREGS: V_SOC1P8, V_DRAM1P8



VREGS: V_SOCPHY, V_FUSE

D

D

C

C


B

B


A

A


V_SOCPHY: 0.75V
TDC: 1.3A EDC: 3.4A FSW: 2.2MHZ



V_FUSE: 0.83V
TDC: 100MA




VREGS: V_SB1P8, V_SB1P1



VREGS: V_3P3STBY


V_3P3STBY
NOM. VOLTAGE: 3.32
EST TDC = 9A
EST EDC = 12A



```
VREGS: V_3P3_GATED, V_3P3_CFX
```


COMPARATOR 2 OF 3
V_3P3_GATED LOAD SWITCH
NOM.VOLTAGE: 3.3V
PEAK CURRENT: 3A

V_3P3_GATED POWERS M.2, SPDIF, SPI FLASH (SOC)
SOC VDD3, CLOCK GENERATOR 3.3V




```
R705, R706 PROVIDES
100 K PULLUP RESISTANCE
FOR CFX_INS_N
```

COMPARATOR 3 OF 3
V_3P3_CFX LOAD SWITCH
NOM. VOLTAGE: 3.3V
EDC: 2.5A
TDC: 1.5A



GPA_EN	CFX_INS_N	GPA_EN_DIV	CFX_INS_N_DIV	ENABLE
3.3V	0V	2.2V	1.13V	3.3V
3.3V	3.3V	2.2V	3.3V	0V
0V	0V	0V	1.13V	0V
0V	3.3V	0V	3.3V	0V



8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

M1018565-001	IC	U445	IC-PWR,VREG,SM,TSOT23-8,STEP DOWN,6V,2A,RICHTER,RT5785C QUAL	VR_1P1STBY_RT	MICROSOFT CONFIDENTIAL	PROJECT NAME Stockton	PAGE 61/76	CSA PAGE 61/76	FAB C	VER 0.12
--------------	----	------	--------------------------------------------------------------	---------------	---------------------------	--------------------------	---------------	----------------------	----------	-------------

I2C






```


PMBUS JUMPERS REMOVE CAPACITANCE FOR MONITORING AND MARGINING. .
  ALLOWS TESTING OF SMBUS WITHOUT EXTERNAL INTERFERENCE
    REMOVE PMBUS IN RETAIL VERSIONS

```


DEBUG: MARGIN V_SOCPHY,V_SOC1P8, V_DRAM1P8




```
DEBUG: MONITOR V_SOC1P8, V_SOCPHY, V_12P0, V_DRAM1P8
```




DEBUG: MONITOR M.2. CFEXPRESS




DEBUG: FACET HEADER



STUFF RESPECTIVE RESISTOR ONLY IF 3.3V OR 5V ARE NEEDED NOT TYPICALLY REQUIRED BECAUSE AARDVARK IS POWERED BY USB PORT



ENSURE SILK SCREEN OUTLINE ACCOMODATES THE AARDVARK 2X5 RECPT




AARDVARK I2C HEADER

DEBUG: FTDI BRIDGE





TRANSLATES SPI AND JTAG RESET SIGNALS INTO AN OPEN DRAIN SMC_RST_N OUTPUT

MICROSOFT	PROJECT NAME	PAGE	CSA	FAB	VER
CONFIDENTIAL	Stockton	67/76	PAGE 67/76	C	0.12




DEBUG
SW2
TACT
1 2
PWRSW_N_SW
DEBUG
R184
1 2
2.49 KOHM 1%
402 CH
PWRSW_N
OUT 21 43 69
C1693
0.01 uF
10%
16 V
EMPTY
402


DEBUG
SW400
TACT
1 2
BINDSW_N_R
DEBUG
R806
1 2
2.49 KOHM 1%
402 CH
BINDSW_N
OUT 21 43
C1750
0.01 uF
10%
16 V
EMPTY
402



DEBUG: HDT




DEBUG: VR HEADERS, TEST POINTS, CONNECTORS





NOTE: THESE TEST POINTS ARE NOT
TO BE USED FOR VOLTAGE REGULATOR
QUALIFICATION TEST POINTS

PCIE CONNECTORS




LABELS AND MOUNTING


HEAT SINK MOUNTING HOLES




GND PADS FOR HEATSINK ALIGNMENT PINS




INTELLIGENT SERIAL NUMBER TARGET



TOP BOARD LEVEL SHIELD



BOTTOM BOARD LEVEL SHIELD



MXXXXXXX-001	MATL	REF_DES	DESCR.	BOM PROPERTY
M1111890-001	FR4	PCB1	PCB, STOCKTON, FAB B, 8 LAYERS, G	PCB_GI
MXXXXXXX-001	FR4	PCB1	PCB, STOCKTON, FAB B, 8 LAYERS, OSP	PCB_OSP

8		7		6		5		4		3		2		1			
D		BOM DEFINITIONS														D	

D	8	7	6	5	4	3	2	1				
	<div>STOCKTON_NEXUS</div> <div>NEXUS BOARD IS CO-PANELED WITH MAIN BOARD</div>								D			
	C									C		
B									B			
A									A			
<div><div>RULES: (APPLIED WHEN POSSIBLE)</div><div><div>1.) MSB TO LSB IS TOP TO BOTTOM</div><div>2.) WHEN POSSIBLE: INPUTS ON LEFT, OUTPUTS ON RIGHT</div><div>3.) ORDER OF PAGES=CHIP INTERFACES, TERMINATION, POWER, DECOUPLING</div><div>4.) AVOID USING OFF PAGE CONNECTORS FOR ON PAGE CONNECTIONS</div><div>5.) LANED SIGNALS ARE GROUPED ON SYMBOLS</div><div>6.) TRANSMITTER NAME USED AS PREFIX WITH RX AND TX CONNECTIONS</div><div>7.) SUFFIX V_ IS USED FOR VOLTAGE RAIL SIGNAL NAMES</div><div>8.) SUFFIX _DP AND _DN ARE USED FOR DIFFERENTIAL PAIRS</div><div>9.) UNNAMED NETS ARE NAMED WITH /2 TEXT SIZE</div><div>10.) SUFFIX _N FOR ACTIVE LOW OR N JUNCTION</div><div>12.) SUFFIX _P FOR P JUNCTION</div><div>13.) SUFFIX _EN FOR ENABLE</div><div>14.) 'CLK' FOR CLOCKS, 'RST' FOR RESETS</div><div>15.) PWRGD FOR POWER GOOD</div></div></div>								MICROSOFT CONFIDENTIAL	PROJECT NAME Stockton	PAGE 74/76	CSA PAGE 74/76	VER 0.12
8	7	6	5	4	3	2	1					

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

A

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

D



D

