

RL78 family

User's Manual: Software

Single-Chip Microcontrollers

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (http://www.renesas.com).

Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics
 does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages
 incurred by you resulting from errors in or omissions from the information included herein.
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by von
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

NOTES FOR CMOS DEVICES

- (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
- (2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) INPUT OF SIGNAL DURING POWER OFF STATE: Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

How to Use This Manual

This manual is intended for users who wish to understand the functions of RL78 **Target Readers**

microcontrollers and to design and develop its application systems and programs.

Purpose This manual is intended to give users an understanding of the various kinds of instruction

functions of RL78 microcontrollers.

Organization This manual is broadly divided into the following sections.

· CPU functions

- · Instruction set
- Explanation of instructions

How to Read This Manual

It is assumed that readers of this manual have general knowledge in the fields of electrical engineering, logic circuits, and microcontrollers.

- To check the details of the functions of an instruction whose mnemonic is known:
 - →Refer to APPENDIX A INSTRUCTION INDEX (MNEMONIC: BY FUNCTION) and APPENDIX B INSTRUCTION INDEX (MNEMONIC: IN ALPHABETICAL ORDER).
- To check an instruction whose mnemonic is not known but whose general function is known:
 - →Find the mnemonic in CHAPTER 5 INSTRUCTION SET and then check the detailed functions in CHAPTER 6 EXPLANATION OF INSTRUCTIONS.
- To learn about the various kinds of RL78 microcontroller instructions in general:
 - →Read this manual in the order of **CONTENTS**.
- To learn about the hardware functions of RL78 microcontrollers:
 - →See the user's manual for each microcontroller.

Conventions Data significance: Higher digits on the left and lower digits on the right

> Footnote for item marked with Note in the text Note:

Caution: Information requiring particular attention

Remark: Supplementary information

BinaryXXXX or XXXXB Numeric representation:

> DecimalXXXX Hexadecimal XXXXH

CONTENTS

CHAPT	ER 1	OVERVIEW	1
1.1	Featu	res	1
1.2	Funct	ional Differences between Three CPU Cores	2
СНАРТ	ER 2	MEMORY SPACE	3
2.1	Memo	ory Space	3
		ial Program Memory Space	
	2.2.1	Mirror area	5
	2.2.2	Vector table area	7
	2.2.3	CALLT instruction table area	7
	2.2.4	Option byte area	7
	2.2.5	On-chip debug security ID setting area	7
2.3	Intern	al Data Memory (Internal RAM) Space	8
2.4	Specia	al Function Register (SFR) Area	9
2.5	Exten	ded SFR (Second SFR) Area	9
СНАРТ	ER 3	REGISTERS	10
31	Contr	ol Registers	10
0.1		Program counter (PC)	
		Program status word (PSW)	
		Stack pointer (SP)	
3.2		ral-Purpose Registers	
		General-purpose registers of RL78-S1 core	
		General-purpose registers of RL78-S2 core and RL78-S3 core	
3.3		d CS Registers	
		al Function Registers (SFRs)	
		Processor mode control register (PMC)	
СНАРТ	ER 4	ADDRESSING	19
4.1		ction Address Addressing	
		Immediate addressing	
		Table indirect addressing	
4.2		Register direct addressingessing for Processing Data Addresses	
4.2	4.2.1		
	4.2.1		
		Direct addressing	
		Short direct addressing	
	4.2.4	•	
	_	-	
		Based addressing	
		Based indexed addressing	
		Stack addressing	32

CHAPTER 5 INSTRUCTION SET	36
5.1 Operand Identifiers and Description Methods	36
5.2 Description in "Operation" Column	38
5.3 Description in "Flag" Column	39
5.4 PREFIX Instruction	39
5.5 Operation List	40
5.5.1 Operation List of RL78-S1 Core	40
5.5.2 Operation List of RL78-S2 Core	57
5.5.3 Operation List of RL78-S3 Core	74
5.6 Instruction Format	92
5.7 Instruction Maps	122
CHAPTER 6 EXPLANATION OF INSTRUCTIONS	127
6.1 8-bit Data Transfer Instructions	129
6.2 16-bit Data Transfer Instructions	136
6.3 8-bit Operation Instructions	142
6.4 16-bit Operation Instructions	153
6.5 Multiply/Divide/Multiply & Accumulate Instructions	157
6.6 Increment/Decrement Instructions	165
6.7 Shift Instructions	170
6.8 Rotate Instructions	177
6.9 Bit Manipulation Instructions	183
6.10 Call Return Instructions	191
6.11 Stack Manipulation Instructions	
6.12 Unconditional Branch Instruction	204
6.13 Conditional Branch Instructions	206
6.14 Conditional Skip Instructions	216
6.15 CPU Control Instructions	223
CHAPTER 7 PIPELINE	230
7.1 Features	230
7.2 Number of Operation Clocks	231
7.2.1 Access to flash memory contents as data	231
7.2.2 Instruction fetch from RAM	231
7.2.3 Hazards related to combined instructions	232
APPENDIX A INSTRUCTION INDEX (MNEMONIC: BY FUNCTION)	233
APPENDIX B INSTRUCTION INDEX (MNEMONIC: IN ALPHABETICAL ORDER)	236
APPENDIX C REVISION HISTORY	239
C.1 Major Revisions in This Edition	239



RL78 family RENESAS MCU R01US0015EJ0200 Rev.2.00 Apr 11, 2013

<R>

CHAPTER 1 OVERVIEW

The CPU core in the RL78 microcontroller employs the Harvard architecture which has independent instruction fetch bus, address bus and data bus. In addition, through the adoption of three-stage pipeline control of fetch, decode, and memory access, the operation efficiency is remarkably improved over the conventional CPU core. The CPU core features high performance and highly functional instruction processing, and can be suited for use in various applications that require high speed and highly functional processing.

1.1 Features

The main features of the RL78 microcontroller are as follows.

The RL78 microcontroller is classified into three types of cores according to the types of instructions, the number of clocks, and the performance: RL78-S1 core, RL78-S2 core, and RL78-S3 core.

- 3-stage pipeline CISC architecture
- Address space: 1 Mbyte
- · Minimum instruction execution time: One instruction execution per one clock cycle
- · General-purpose register: Eight 8-bit registers
- Types of instructions: 74 (RL78-S1 core), 75 (RL78-S2 core), 81 (RL78-S3 core)
- Data allocation: Little endian

RL78 family CHAPTER 1 OUTLINE

1.2 Functional Differences between Three CPU Cores

Table 1-1 shows the functional differences between the RL78-S1, RL78-S2, and RL78-S3 cores.

Table 1-1 Functional Differences between Three CPU Cores

Parameter	RL78-S1 Core	RL78-S2 Core	RL78-S3 Core	
CPU	8 bits	16 bits	16 bits	
Types of instructions	74	75	81	
General-purpose registers	8-bit register \times 8 (no bank)	8-bit register \times 8 \times 4 banks	8-bit register \times 8 \times 4 banks	
Multiply/divide/multiply & accumulate instruction	Not provided	Not provided	Provided	

Caution

The instructions are common to the three CPU cores, however, the number of clocks for some instructions differs between the RL78-S1 core and the other CPU cores. For details, refer to 5.5 Operation List.

Remark The CPU core to be incorporated varies for products. The following are examples of products in which the CPU core is incorporated. For other products, refer to the user's manual for each product.

- RL78-S1 core: RL78/G10
- RL78-S2 core: RL78/G12, RL78/G13, RL78/G1A, RL78/G1E, RL78/G1C, RL78/I1A, RL78/F12, RL78/D1A, RL78/L12, and RL78/L13
- RL78-S3 core: RL78/G14

<R>

CHAPTER 2 MEMORY SPACE

2.1 Memory Space

Products in the RL78 microcontroller can access a 1-MB address space. Figure 2-1 shows the memory map of the microcontroller.

FFFFFH SFR addressing Special-function register (SFR) FFF20H FFF1FH 256 bytes FFF00H Short direct FFEFFH General-purpose register Register addressing addressing FFEE0H FFEDFH FFE20H --- RAM Note 2 FFE1FH Reserved Mirror area Data flash memory Note 3 Reserved F0800H F07FFH Direct addressing Special-function register (SFR) Register indirect addressing 2 KB Based addressing F0000H EFFFFH Based indexed addressing Reserved Code flash memory 00000H

Figure 2-1. Memory Map of RL78 Microcontroller

(Notes are listed on the next page.)

- **Notes 1.** The 8-byte area FFEF8H to FFEFFH is reserved as a general-purpose register area of the RL78-S1 core. The area from FFEE0H to FFEF7H is reserved. The 32-byte area FFEE0H to FFEFFH is reserved as a general-purpose register area of the RL78-S2 and RL78-S3 cores.
 - 2. Using this area is partially prohibited when performing self-programming and rewriting the data flash memory, because this area is used for each library. The area where using is prohibited varies for each product. For details, refer to the user's manual for each product.
 - **3.** The area is reserved in the product which includes no data flash memory. The data flash memory size varies for each product. For details, refer to the user's manual for each product.

2.2 Internal Program Memory Space

In the RL78 microcontrollers, the internal program memory space range is from 00000H to EFFFFH. For description of the internal ROM (flash memory) maximum size, refer to the user's manual for each product.

2.2.1 Mirror area

The mirror area varies for the CPU core as shown below. For details, refer to 3.4.1 Processor mode control register (PMC).

RL78-S1 core

MAA = 0: Mirror data in addresses 00000H to 05EFFH to addresses F8000H to FDEFFH.

MAA = 1: Setting prohibited.

RL78-S2 core

MAA = 0: Mirror data in addresses 00000H to 0FFFFH to addresses F0000H to FFFFFH.

MAA = 1: Mirror data in addresses 10000H to 1FFFFH to addresses F0000H to FFFFFH.

RL78-S3 core

MAA = 0: Mirror data in addresses 00000H to 0FFFFH to addresses F0000H to FFFFFH.

MAA = 1: Mirror data in addresses 10000H to 1FFFFH to addresses F0000H to FFFFFH.

By reading data from the addresses, an instruction that does not have the ES registers as an operand can be used, and thus the contents of the data flash can be read with the shorter code. However, in this case the data flash area is not mirrored to the SFR, extended SFR (second SFR), RAM, and reserved areas.

Specifications vary for each product, so refer to the user's manual for each product.

Mirror areas can only be read, and instruction fetch is not enabled.

Figure 2 shows an example.




Figure 2-2. Example of RL78-S2 Core (Flash memory: 64 KB, RAM: 4 KB)

2.2.2 Vector table area

The 128-byte area 00000H to 0007FH is reserved as a vector table area. The program start addresses for branch upon reset or generation of each interrupt request are stored in the vector table area. Furthermore, the interrupt jump address is a 64 K address of 00000H to 0FFFFH, because the vector code is assumed to be 2 bytes.

Of the 16-bit address, the lower 8 bits are stored at even addresses and the higher 8 bits are stored at odd addresses.

To use the boot swap function in the product which incorporates the RL78-S2 or RL78-S3 core, set a vector table also at 01000H to 0107FH.

2.2.3 CALLT instruction table area

The 64-byte area 00080H to 000BFH can store the subroutine entry address of a 2-byte call instruction (CALLT). Set the subroutine entry address to a value in a range of 00000H to 0FFFFH (because an address code is of 2 bytes).

To use the boot swap function in the product which incorporates the RL78-S2 or RL78-S3 core, set a CALLT instruction table also at 01080H to 010BFH.

2.2.4 Option byte area

A 4-byte area of 000C0H to 000C3H can be used as an option byte area. Set the option byte at 010C0H to 010C3H when the boot swap is used in the product which incorporates the RL78-S2 or RL78-S3 core.

2.2.5 On-chip debug security ID setting area

A 10-byte area of 000C4H to 000CDH can be used as an on-chip debug security ID setting area. Set the on-chip debug security ID of 10 bytes at 010C4H to 010CDH when the boot swap is used in the product which incorporates the RL78-S2 and RL78-S3 core.



2.3 Internal Data Memory (Internal RAM) Space

The internal data memory (internal RAM) space can be used as a data area, except the area to which general-purpose registers are allocated, and a program area where instructions are written and executed. The higher limit of the address range is fixed to FFEFFH, and the range can be extended downward according to the product's mounted RAM size. The lower limit of the address range varies for the product on which the memory is mounted. For a description of the range's lower limit, refer to the user's manual for each product.

The area to which general-purpose registers are allocated depends on the CPU core as shown below. For details, refer to 3.2 General-Purpose Registers.

- RL78-S1 core: FFEF8H to FFEFFH
 RL78-S2 core: FFEE0H to FFEFFH
 RL78-S3 core: FFEE0H to FFEFFH
 - Cautions 1. Specify the address other than the general-purpose register area address as a stack area. It is prohibited to use the general-purpose register area for fetching instructions or as a stack area.
 - 2. Do not use relative addressing in branch instructions from RAM space to internal program memory space.

2.4 Special Function Register (SFR) Area

SFRs have specific functions, unlike general-purpose registers.

The SFR space is allocated to the area from FFF00H to FFFFFH.

SFRs can be manipulated like general-purpose registers, using operation, transfer, and bit manipulation instructions. The manipulable bit units, 1, 8, and 16, depend on the SFR type.

Manipulation bit unit can be specified as follows.

• 1-bit manipulation

Describe as follows for the 1-bit manipulation instruction operand (sfr.bit).

When the bit name is defined: <Bit name>

When the bit name is not defined: <Register name>, <Bit number> or <Address>, <Bit number>

· 8-bit manipulation

Describe the symbol defined by the assembler for the 8-bit manipulation instruction operand (sfr). This manipulation can also be specified with an address.

• 16-bit manipulation

Describe the symbol defined by the assembler for the 16-bit manipulation instruction operand (sfrp). When specifying an address, describe an even address.

2.5 Extended SFR (Second SFR) Area

Unlike a general-purpose register, each extended SFR (2nd SFR) has a special function.

Extended SFRs are allocated to the F0000H to F07FFH area. SFRs other than those in the SFR area (FFF00H to FFFFFH) are allocated to this area. An instruction that accesses the extended SFR area, however, is 1 byte longer than an instruction that accesses the SFR area.

Extended SFRs can be manipulated like general-purpose registers, using operation, transfer, and bit manipulation instructions. The manipulable bit units, 1, 8, and 16, depend on the SFR type.

Manipulation bit unit can be specified as follows..

1-bit manipulation

Describe as follows for the 1-bit manipulation instruction operand (sfr.bit)

When the bit name is defined: <Bit name>

When the bit name is not defined: <Register name>, <Bit number> or <Address>, <Bit number>

8-bit manipulation

Describe the symbol defined by the assembler for the 8-bit manipulation instruction operand (sfr). This manipulation can also be specified with an address.

• 16-bit manipulation

Describe the symbol defined by the assembler for the 16-bit manipulation instruction operand (sfrp). When specifying an address, describe an even address.



CHAPTER 3 REGISTERS

3.1 Control Registers

The control registers control the program sequence, statuses and stack memory. A program counter (PC), a program status word (PSW), and a stack pointer (SP) are the control registers.

<R> 3.1.1 Program counter (PC)

The program counter is a 20-bit register that holds the address information of the next program to be executed.

In normal operation, PC is automatically incremented according to the number of bytes of the instruction to be fetched. When a branch instruction is executed, immediate data and register contents are set.

Reset signal generation sets the reset vector table values at addresses 0000H and 0001H to the 16 lower-order bits of the program counter. The four higher-order bits of the program counter are cleared to 0000.

Figure 3-1. Format of Program Counter



<R> 3.1.2 Program status word (PSW)

The program status word is an 8-bit register consisting of various flags to be set/reset by instruction execution.


The ISP1 flag is added as bit 2 in products that support interrupt level 4.

Program status word contents are stored in the stack area upon vectored interrupt request is acknowledged or PUSH PSW instruction execution and are restored upon execution of the RETB, RETI and POP PSW instructions.

The PSW value becomes 06H when a reset signal is input.


RL78-S1 core

Figure 3-2. Program Status Word Configuration



RL78-S2 core, RL78-S3 core

Figure 3-3. Program Status Word Configuration



(1) Interrupt enable flag (IE)

This flag controls the interrupt request acknowledgement operations of the CPU.

When IE = 0, the IE flag is set to interrupt disable (DI), and all maskable interrupt requests are disabled.

When IE = 1, the IE flag is set to interrupt enable (EI), and maskable interrupt request acknowledgment is controlled with an in-service priority flag (ISP1, ISP0), an interrupt mask flag for various interrupt sources, and a priority specification flag.

This flag is reset (0) upon DI instruction execution or interrupt request acknowledgment and is set (1) upon execution of the EI instruction.



(2) Zero flag (Z)

When the operation or comparison result is zero or equal, this flag is set (1). It is reset (0) in all other cases.

(3) Register bank select flags (RBS0 and RBS1)

These are 2-bit flags used to select one of the four register banks.

In these flags, the 2-bit information that indicates the register bank selected by SBL RBn instruction execution is stored.

<R>> Caution RBS0 and RBS1 are not mounted on the RL78-S1 core.

(4) Auxiliary carry flag (AC)

If the operation result has a carry from bit 3 or a borrow at bit 3, this flag is set (1). It is reset (0) in all other cases.

(5) In-service priority flags (ISP0 and ISP1)

This flag manages the priority of acknowledgeable maskable vectored interrupts. The vectored interrupt requests specified as lower than the ISP0 and ISP1 values by the priority specification flag register (PR) are disabled for acknowledgment. Actual acknowledgment for interrupt requests is controlled by the state of the interrupt enable flag (IE).

(6) Carry flag (CY)

This flag stores an overflow or underflow upon add/subtract instruction execution. It stores the shift-out value upon rotate instruction execution and functions as a bit accumulator during bit manipulation instruction execution.

<R> 3.1.3 Stack pointer (SP)

This is a 16-bit register that holds the start address of the memory stack area. Only the internal RAM area can be set as the stack area.

Figure 3-4. Stack Pointer Configuration



In stack addressing through a stack pointer, the SP is decremented ahead of write (save) to the stack memory and is incremented after read (restored) from the stack memory.

Since reset signal generation makes the SP contents undefined, be sure to initialize the SP before using the stack. In addition, the values of the stack pointer must be set to even numbers. If odd numbers are specified, the least significant bit is automatically cleared to 0. **Table 3-1** shows the stack size of the RL78 microcontrollers.

Caution It is prohibited to use the general-purpose register space as a stack area.




Table 3-1. Stack Size of RL78 Microcontrollers

Save Instruction	Restore Instruction	Stack Size
PUSH rp	POP rp	2 bytes
PUSH PSW	POP PSW	2 bytes
CALL, CALLT	RET	4 bytes
Interrupt	RETI	4 bytes
BRK	RETB	4 bytes

Figure 3-5 shows the data saved by various stack operations in the RL78 microcontrollers.

Figure 3-5. Data to Be Saved to Stack Memory



Stack pointers can be specified only within internal RAM. The target address range is from F0000H to FFFFFH; be sure not to exceed the internal RAM space. If an address outside the internal RAM space is specified, write operations to that address will be ignored and read operations will return undefined values.

3.2 General-Purpose Registers

<R>> 3.2.1 General-purpose registers of RL78-S1 core

General-purpose registers are mapped at particular addresses (FFEE0H to FFEFFH) of the data memory. These registers consist of 4 banks, each bank consisting of eight 8-bit registers (X, A, C, B, E, D, L and H).

In addition that each register can be used as an 8-bit register, two 8-bit registers in pairs can be used as a 16-bit register (AX, BC, DE, and HL).

Caution Use of the general-purpose register space (FFEE8H to FFEFFH) as the instruction fetch area or stack area is prohibited.

16-bit processing 8-bit processing **FFEFFH** Н General-purpose HL register L FFEF8H D DE Ε В BC С Α AXΧ 15

Figure 3-6. Configuration of General-Purpose Registers of RL78-S1 Core

<R>> 3.2.2 General-purpose registers of RL78-S2 core and RL78-S3 core

General-purpose registers are mapped at particular addresses (FFEE0H to FFEFFH) of the data memory. The generalpurpose registers consists of 4 banks, each bank consisting of eight 8-bit registers (X, A, C, B, E, D, L, and H).

Each register can be used as an 8-bit register, and two 8-bit registers can also be used in a pair as a 16-bit register (AX, BC, DE, and HL).

Register banks to be used for instruction execution are set by the CPU control instruction (SEL RBn). Because of the 4register bank configuration, an efficient program can be created by switching between a register for normal processing and a register for interrupt processing for each bank.

Caution It is prohibited to use the general-purpose register (FFEE0H to FFEFFH) space for fetching instructions or as a stack area.

16-bit processing 8-bit processing **FFEFFH** Register bank 0 HL L FFEF8H D DE Register bank 1 Ε FFEF0H В Register bank 2 ВС С FFEE8H Α Register bank 3 AXΧ FFEE0H 15

Figure 3-7. Configuration of General-Purpose Registers of RL78-S2 Core and RL78-S3 Core

Table 3-2. List of General-Purpose Registers

		Reg	ister		
Bank Name	Functional Name		Absolut	Absolute Address	
	16-bit Processing	8-bit Processing	16-bit Processing	8-bit Processing	
BANK0	HL	Н	RP3	R7	FFEFFH
		L		R6	FFEFEH
	DE	D	RP2	R5	FFEFDH
		E		R4	FFEFCH
	BC	В	RP1	R3	FFEFBH
		С		R2	FFEFAH
	AX	Α	RP0	R1	FFEF9H
		X		R0	FFEF8H
BANK1 ^{Note}	HL	Н	RP3	R7	FFEF7H
		L		R6	FFEF6H
	DE	D	RP2	R5	FFEF5H
		E		R4	FFEF4H
	BC	В	RP1	R3	FFEF3H
		С		R2	FFEF2H
	AX	Α	RP0	R1	FFEF1H
		Х		R0	FFEF0H
BANK2 ^{Note}	HL	Н	RP3	R7	FFEEFH
		L		R6	FFEEEH
	DE	D	RP2	R5	FFEEDH
		E		R4	FFEECH
	BC	В	RP1	R3	FFEEBH
		С		R2	FFEEAH
	AX	Α	RP0	R1	FFEE9H
		Х		R0	FFEE8H
BANK3 ^{Note}	HL	Н	RP3	R7	FFEE7H
		L		R6	FFEE6H
	DE	D	RP2	R5	FFEE5H
		Е		R4	FFEE4H
	BC	В	RP1	R3	FFEE3H
		С		R2	FFEE2H
	AX	Α	RP0	R1	FFEE1H
		Х		R0	FFEE0H

<R> Note Not mounted on the RL78-S1 core.

<R> 3.3 ES and CS Registers

CS

The ES register and CS register are used to specify the higher address for data access and when a branch instruction is executed (register direct addressing), respectively. For description of how these registers are used, refer to CHAPTER 4 ADDRESSING.


The default value of the ES register after reset is 0FH, and that of the CS register is 00H.

6 3 2 7 5 0 ES0 0 0 0 0 ES3 ES2 ES1 ES 4 6 5 3 2 1 0 7 CS2 CS0 0 0 0 0 CS3 CS₁

Figure 3-8. Configuration of ES and CS Registers

Though the data area which can be accessed with 16-bit addresses is the 64 Kbytes from F0000H to FFFFFH, using the ES register as well extends this to the 1 Mbyte from 00000H to FFFFFH.

Figure 3-9 Extension of Data Area Which Can Be Accessed



3.4 Special Function Registers (SFRs)

Table 3-3 describes fixed-address SFRs in the RL78 microcontrollers.

Table 3-3. List of Fixed SFRs

Address	Register Name
FFFF8H	SPL
FFFF9H	SPH
FFFFAH	PSW
FFFFBH	Reserve
FFFFCH	CS
FFFFDH	ES
FFFFEH	PMC
FFFFFH	MEM

<R> 3.4.1 Processor mode control register (PMC)

This is an 8-bit register that is used to control the processor modes. For details, refer to **2.2 Internal Program Memory Space.**

PMC's initial value after reset is 00H.

(1) RL78-S1 core

Figure 3-10. Configuration of Processor Mode Control Register (PMC) of RL78-S1 Core

 Address: FFFFEH
 After reset: 00H
 R/W

 Symbol
 7
 6
 5
 4
 3
 2
 1
 <0>

 PMC
 0
 0
 0
 0
 0
 0
 MAA

MAA	MAA Selection of flash memory space for mirroring to area from F8000H to FDEFFH ^{NC}	
0	00000H to 05EFFH is mirrored to F8000H to FDEFFH	
1	Setting prohibited	

Note SFR and RAM areas are also allocated to the range from F8000H to FDEFFH, and take priority over other items for the overlapping areas.

Caution PMC should be set to the initial value, and should not to be rewritten. However, only 00H can be written for compatibility with the RL78-S2 core and the RL78-S3 core.

(2) RL78-S2 core, RL78-S3 core

Figure 3-11. Configuration of Processor Mode Control Register (PMC) of RL78-S2 Core and RL78-S3 Core

Address: FFFFEH After reset: 00H		I R/W						
Symbol	7	6	5	4	3	2	1	<0>
PMC	0	0	0	0	0	0	0	MAA

MAA Selection of flash memory space for mirroring to area from F0000H to FFFFFH'	
0	00000H to 0FFFFH is mirrored to F0000H to FFFFFH
1	10000H to 1FFFFH is mirrored to F0000H to FFFFFH

Note SFR and RAM areas are also allocated to the range from F0000H to FFFFFH, and take priority over other items for the overlapping areas.

Caution After setting PMC, wait for at least one instruction and access the mirror area.

CHAPTER 4 ADDRESSING

Addressing is divided into two types: addressing for processing data addresses and addressing for program addresses. The addressing modes corresponding to each type are described below.


4.1 Instruction Address Addressing

4.1.1 Relative addressing

[Function]

Relative addressing stores in the program counter (PC) the result of adding a displacement value included in the instruction word (signed complement data: -128 to +127 or -32768 to +32767) to the program counter (PC)'s value (the start address of the next instruction), and specifies the program address to be used as the branch destination. Relative addressing is applied only to branch instructions.

Figure 4-1. Outline of Relative Addressing



<R>

4.1.2 Immediate addressing

[Function]

Immediate addressing stores immediate data of the instruction word in the program counter, and specifies the program address to be used as the branch destination.

For immediate addressing, CALL !!addr20 or BR !!addr20 is used to specify 20-bit addresses and CALL !addr16 or BR !addr16 is used to specify 16-bit addresses. 0000 is set to the higher 4 bits when specifying 16-bit addresses.

Figure 4-2. Example of CALL !!addr20/BR !!addr20





Figure 4-3. Example of CALL !addr16/BR !addr16




4.1.3 Table indirect addressing

[Function]

Table indirect addressing specifies a table address in the CALLT table area (0080H to 00BFH) with the 5-bit immediate data in the instruction word, stores the contents at that table address and the next address in the program counter (PC) as 16-bit data, and specifies the program address. Table indirect addressing is applied only for CALLT instructions.

In the RL78 microcontrollers, branching is enabled only to the 64 KB space from 00000H to 0FFFFH.

Figure 4-4. Outline of Table Indirect Addressing




4.1.4 Register direct addressing

[Function]

Register direct addressing stores in the program counter (PC) the contents of a general-purpose register pair (AX/BC/DE/HL) and CS register of the current register bank specified with the instruction word as 20-bit data, and specifies the program address. Register direct addressing can be applied only to the CALL AX, BC, DE, HL, and BR AX instructions.

Figure 4-5. Outline of Register Direct Addressing



4.2 Addressing for Processing Data Addresses

4.2.1 Implied addressing

[Function]


Instructions for accessing registers (such as accumulators) that have special functions are directly specified with the instruction word, without using any register specification field in the instruction word.

[Operand format]

Because implied addressing can be automatically employed with an instruction, no particular operand format is necessary.

Implied addressing can be applied only to MULU X.

Figure 4-6. Outline of Implied Addressing



4.2.2 Register addressing


[Function]

Register addressing accesses a general-purpose register as an operand. The instruction word of 3-bit long is used to select an 8-bit register and the instruction word of 2-bit long is used to select a 16-bit register.

[Operand format]

Identifier	Description
r	X, A, C, B, E, D, L, H
rp	AX, BC, DE, HL

Figure 4-7. Outline of Register Addressing



Memory (register bank area)

<R> 4.2.3 Direct addressing

[Function]

Direct addressing uses immediate data in the instruction word as an operand address to directly specify the target address.

[Operand format]

Identifier	Description
!addr16	Label or 16-bit immediate data (only the space from F0000H to FFFFFH is specifiable)
ES: !addr16	Label or 16-bit immediate data (higher 4-bit addresses are specified by the ES register)

Figure 4-8. Example of !addr16





Figure 4-9. Example of ES:!addr16



RENESAS

that in mirrored areas.

this is used for access to fixed data other than

4.2.4 Short direct addressing


[Function]

Short direct addressing directly specifies the target addresses using 8-bit data in the instruction word. This type of addressing is applied only to the space from FFE20H to FFF1FH.

[Operand format]

Identifier	Description
SADDR	Label, FFE20H to FFF1FH immediate data or 0FE20H to 0FF1FH immediate data
	(only the space from FFE20H to FFF1FH is specifiable)
SADDRP	Label, FFE20H to FFF1FH immediate data or 0FE20H to 0FF1FH immediate data (even address only) (only the space from FFE20H to FFF1FH is specifiable)

Figure 4-10. Outline of Short Direct Addressing



Remark SADDR and SADDRP are used to describe the values of addresses FE20H to FF1FH with 16-bit immediate data (higher 4 bits of actual address are omitted), and the values of addresses FFE20H to FFF1FH with 20-bit immediate data.

Regardless of whether SADDR or SADDRP is used, addresses within the space from FFE20H to FFF1FH are specified for the memory.

4.2.5 SFR addressing


[Function]

SFR addressing directly specifies the target SFR addresses using 8-bit data in the instruction word. This type of addressing is applied only to the space from FFF00H to FFFFFH.

[Operand format]

Identifier	Description
SFR	SFR name
SFRP	16-bit-manipulatable SFR name (even address)

Figure 4-11. Outline of SFR Addressing



4.2.6 Register indirect addressing

[Function]

Register indirect addressing directly specifies the target addresses using the contents of the register pair specified with the instruction word as an operand address.

[Operand format]

Identifier	Description
-	[DE], [HL] (only the space from F0000H to FFFFFH is specifiable)
_	ES:[DE], ES:[HL] (higher 4-bit addresses are specified by the ES register)

Figure 4-12. Example of [DE], [HL]





Figure 4-13. Example of ES:[DE], ES:[HL]



4.2.7 Based addressing


[Function]

Based addressing uses the contents of a register pair specified with the instruction word or 16-bit immediate data as a base address, and 8-bit immediate data or 16-bit immediate data as offset data. The sum of these values is used to specify the target address.

[Operand format]

Identifier	Description
_	[HL + byte], [DE + byte], [SP + byte] (only the space from F0000H to FFFFFH is specifiable)
_	word[B], word[C] (only the space from F0000H to FFFFFH is specifiable)
_	word[BC] (only the space from F0000H to FFFFFH is specifiable)
_	ES:[HL + byte], ES:[DE + byte] (higher 4-bit addresses are specified by the ES register)
_	ES:word[B], ES:word[C] (higher 4-bit addresses are specified by the ES register)
_	ES:word[BC] (higher 4-bit addresses are specified by the ES register)

Figure 4-14. Example of [SP+byte]



Caution

In [HL+byte], [DE+byte], word[B], word[C], and word[BC], an added value must not exceed FFFFH. In ES:[HL+byte], ES:[DE+byte], ES:word[B], ES:word[C], and ES:word[BC], an added value must not exceed FFFFFH.

For [SP+byte], an SP value must be within RAM space and the added value of SP+byte must be FFEDFH or less in RAM space.

Figure 4-15. Example of [HL + byte], [DE + byte]




Figure 4-16. Example of word[B], word[C]





Figure 4-17. Example of word[BC]







Figure 4-18. Example of ES:[HL + byte], ES:[DE + byte]

Figure 4-19. Example of ES:word[B], ES:word[C]

"byte" <3> specifies an offset within the array to the

target location in memory.



- "word" <2> specifies the address where the target array of word-sizeddata starts in the 64-Kbyte area specified in the ES register <1>.
- Either register <3> specifies an offset within the array tothe target location in memory.




Figure 4-20. Example of ES:word[BC]

- "word" <2> specifies the address where the target array of word-sized data starts in the 64-Kbyte area specified in the ES register <1>.
- A pair of registers <3> specifies an offset within the array to the target location in memory.

4.2.8 Based indexed addressing

[Function]

Based indexed addressing uses the contents of a register pair specified with the instruction word as the base address, and the content of the B register or C register similarly specified with the instruction word as offset address. The sum of these values is used to specify the target address.

[Operand format]

Identifier	Description
_	[HL+B], [HL+C] (only the space from F0000H to FFFFFH is specifiable)
_	ES:[HL+B], ES:[HL+C] (higher 4-bit addresses are specified by the ES register)

Figure 4-21. Example of [HL+B], [HL+C]





Figure 4-22. Example of ES:[HL+B], ES:[HL+C]



- A pair of registers <2> specifies the address where the target array of data starts in the 64-Kbyte area specified in the ES register <1>.
- Either register <3> specifies an offset within the array to the target location in memory.

Caution In [HL+ B] and [HL+C], an added value must not exceed FFFFH.

In ES:[HL+ B] and ES:[HL+C], an added value must not exceed FFFFFH.



<R> 4.2.9 Stack addressing

[Function]

The stack area is indirectly addressed with the stack pointer (SP) contents. This addressing is automatically employed when the PUSH, POP, subroutine call, and return instructions are executed or the register is saved/restored upon generation of an interrupt request.

Stack addressing is applied only to the internal RAM area.

[Operand format]

Identifier	Description
_	PUSH PSW AX/BC/DE/HL
	POP PSW AX/BC/DE/HL
	CALL/CALLT
	RET
	BRK
	RETB (Interrupt request generated)
	RETI

Figures 4-23 to 4-28 show data to be saved/restored by each stack addressing.




Figure 4-23. Example of PUSH rp

the PSW).





Figure 4-24. Example of POP

Figure 4-25. Example of CALL, CALLT



- 00H, the values of PC bits 19 to 16, 15 to 8, and 7 to 0 are stored in addresses SP 1, SP 2, SP 3, and SP 4, respectively <2>.
- The value of the SP <3> is decreased by 4.

RET <1> SP+4 SP <1> SP+3 (SP+3) Instruction code Stack SP+2 (SP+2) OP-code area SP+1 (SP+1) <3> SP (SP) SP <2> F0000H PC • Stack addressing is specified <1>. • The contents of addresses SP, SP + 1, and SP + 2 are stored in PC bits 7 to 0, 15 to 8, and 19 to 16, respectively <2>. Memory • The value of SP <3> is increased by four.

Figure 4-26. Example of RET

<2> **PSW** SP SP - 1 Stack **PSW** Instruction code <1> SP - 2 area PC19 - PC16 OP-code SP - 3 PC15 - PC8 <3>SP - 4 PC7 - PC0 SP or Interrupt <2> F0000H PC Stack addressing is specified <1>. In response to a BRK instruction or acceptance of an interrupt, the value of the Memory program counter (PC) changes to indicate the address of the next instruction.

Figure 4-27. Example of Interrupt, BRK

- The values of the PSW, PC bits 19 to 16, 15 to 8, and 7 to 0 are stored in addresses SP – 1, SP – 2, SP – 3, and SP – 4, respectively <2>.
- The value of the SP <3> is decreased by 4.




Figure 4-28. Example of RETI, RETB

• The value of SP <3> is increased by four.



CHAPTER 5 INSTRUCTION SET

This chapter lists the instructions in the RL78 microcontroller instruction set.

- <R> The instructions are common to RL78 microcontrollers. However, the following CPU control instruction does not mounted on the RL78-S1 core.
 - SEL RBn (Register Bank Selection)

The following multiply/divide/multiply & accumulate instructions are expanded instructions and mounted only on the RL78-S3 core. For details, refer to user's manual of each product.

- MULHU (16-bit multiplication unsigned)
- MULH (16-bit multiplication signed)
- DIVHU (16-bit division unsigned)
- DIVWU (32-bit division unsigned)
- MACHU (16-bit multiplication and accumulation unsigned (16 bits × 16 bits) + 32 bits)
- MACH (16-bit multiplication and accumulation signed (16 bits × 16 bits) + 32 bits)

The number of clocks for the following instructions differs between the RL78-S1 core and the other CPU cores. For details, refer to **5.5 Operation List**.

- 16-bit data transfer instructions (MOVW, XCHW, ONEW, CLRW)
- 16-bit operation instructions (ADDW, SUBW, CMPW)
- Multiplication instruction (MULU)
- 16-bit increment/decrement instructions (INCW, DECW)
- 16-bit shift instructions (SHRW, SHLW, SARW)
- 16-bit shift rotate instruction (ROLWC)
- Call/return instructions (CALL, CALLT, BRK, RET, RETI, RETB)
- Stack manipulation instructions (PUSH, POP, MOVW, ADDW, SUBW)

5.1 Operand Identifiers and Description Methods

Operands are described in the "Operand" column of each instruction in accordance with the description method of the instruction operand identifier (refer to the assembler specifications for details). When there are two or more description methods, select one of them. Alphabetic letters in capitals and the symbols, #, !, !!, \$, \$!, [], and ES: are keywords and are described as they are. Each symbol has the following meaning.

- #: Immediate data specification
- !: 16-bit absolute address specification
- !!: 20-bit absolute address specification
- \$: 8-bit relative address specification
- \$!: 16-bit relative address specification
- []: Indirect address specification
- ES:: Extension address specification

In the case of immediate data, describe an appropriate numeric value or a label. When using a label, be sure to describe the #, !, !!, \$, \$!, [], and ES: symbols.

For operand register identifiers, r and rp, either function names (X, A, C, etc.) or absolute names (names in parentheses in the table below, R0, R1, R2, etc.) can be used for description.



Table 5-1. Operand Identifiers and Description Methods

Identifier	Description Method
r rp sfr sfrp	X (R0), A (R1), C (R2), B (R3), E (R4), D (R5), L (R6), H (R7) AX (RP0), BC (RP1), DE (RP2), HL (RP3) Special-function register symbol (SFR symbol) FFF00H to FFFFFH Special-function register symbols (16-bit manipulatable SFR symbol. Even addresses only ^{Note 1}) FFF00H to
saddr saddrp	FFFFFH FFE20H to FFF1FH Immediate data or labels FFE20H to FF1FH Immediate data or labels (even addresses only Note 1)
addr20 addr16 addr5	00000H to FFFFFH Immediate data or labels 0000H to FFFFH Immediate data or labels (only even addresses for 16-bit data transfer instructions ^{Note 1}) 0080H to 00BFH Immediate data or labels (even addresses only)
word byte bit	16-bit immediate data or label 8-bit immediate data or label 3-bit immediate data or label
RBn ^{Note 2}	RB0 to RB3

- <R> Notes 1. Bit 0 = 0 when an odd address is specified.
 - 2. Not mounted on the RL78-S1 core.

Remark The special function registers can be described to operand sfr as symbols.

The extended special function registers can be described to operand !addr16 as symbols.

5.2 Description in "Operation" Column

The operation when the instruction is executed is shown in the "Operation" column using the following symbols.

Table 5-2. Symbols in "Operation" Column

Symbol	Function
Α	A register; 8-bit accumulator
Х	X register
В	B register
С	C register
D	D register
E	E register
Н	H register
L	L register
ES	ES register
cs	CS register
AX	AX register pair; 16-bit accumulator
BC	BC register pair
DE	DE register pair
HL	HL register pair
PC	Program counter
SP	Stack pointer
PSW	Program status word
CY	Carry flag
AC	Auxiliary carry flag
Z	Zero flag
RBS ^{Note}	Register bank select flag
IE	Interrupt request enable flag
()	Memory contents indicated by address or register contents in parentheses
XH, XL	16-bit registers: $X_H = \text{higher 8 bits, } X_L = \text{lower 8 bits}$
Xs, XH, XL	20-bit registers: Xs = (bits 19 to 16), XH = (bits 15 to 8), XL = (bits 7 to 0)
۸	Logical product (AND)
V	Logical sum (OR)
¥	Exclusive logical sum (exclusive OR)
_	Inverted data
addr5	16-bit immediate data (even addresses only in 0080H to 00BFH)
addr16	16-bit immediate data
addr20	20-bit immediate data
jdisp8	Signed 8-bit data (displacement value)
jdisp16	Signed 16-bit data (displacement value)

<R> Note Not mounted on the RL78-S1 core.

5.3 Description in "Flag" Column

The change of the flag value when the instruction is executed is shown in the "Flag" column using the following symbols.

Symbol Change of Flag Value

(Blank) Unchanged
0 Cleared to 0
1 Set to 1
× Set/cleared according to the result
R Previously saved value is restored

Table 5-3. Symbols in "Flag" Column

5.4 PREFIX Instruction

Instructions with "ES:" have a PREFIX operation code as a prefix to extend the accessible data area to the 1 MB space (00000H to FFFFFH), by adding the ES register value to the 64 KB space from F0000H to FFFFFH. When a PREFIX operation code is attached as a prefix to the target instruction, only one instruction immediately after the PREFIX operation code is executed as the addresses with the ES register value added.

A interrupt and DMA transfer are not acknowledged between a PREFIX instruction code and the instruction immediately after.

Instruction Opcode 1 2 3 4 5 MOV !addr16, #byte CFH !addr16 #byte MOV ES:!addr16, #byte 11H CFH !addr16 #byte MOV A, [HL] 8BH MOV A, ES:[HL] 11H 8BH

Table 5-4. Use Example of PREFIX Operation Code

Caution Set the ES register value with MOV ES, A, etc., before executing the PREFIX instruction.

5.5 Operation List

<R> 5.5.1 Operation List of RL78-S1 Core

Table 5-5. Operation List of RL78-S1 Core (1/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flaç	J
Group				Note 1	Note 2		Z	AC	CY
8-bit data	MOV	r, #byte	2	1	_	$r \leftarrow \text{byte}$			
transfer		PSW, #byte	3	3	_	PSW ← byte	×	×	×
		CS, #byte	3	1	_	CS ← byte			
		ES, #byte	2	1	_	ES ← byte			
		!addr16, #byte	4	1	-	(addr16) ← byte			
		ES:!addr16, #byte	5	2	-	(ES, addr16) ← byte			
	saddr, #byte	3	1	-	$(saddr) \leftarrow byte$				
		sfr, #byte	3	1	-	$sfr \leftarrow byte$			
		[DE+byte], #byte	3	1	-	$(DE+byte) \leftarrow byte$			
		ES:[DE+byte],#byte	4	2	-	$((ES, DE) + byte) \leftarrow byte$			
		[HL+byte], #byte	3	1	=	$(HL+byte) \leftarrow byte$			
		ES:[HL+byte],#byte	4	2	-	$((ES, HL) + byte) \leftarrow byte$			
		[SP+byte], #byte	3	1	-	$(SP+byte) \leftarrow byte$			
		word[B], #byte	4	1	-	$(B+word) \leftarrow byte$			
		ES:word[B], #byte	5	2	_	$((ES, B)+word) \leftarrow byte$			
		word[C], #byte	4	1	-	$(\text{C+word}) \leftarrow \text{byte}$			
		ES:word[C], #byte	5	2	=	$((ES, C)+word) \leftarrow byte$			
		word[BC], #byte	4	1	-	$(BC\text{+word}) \leftarrow byte$			
		ES:word[BC], #byte	5	2	-	$((ES, BC)+word) \leftarrow byte$			
		A, r	1	1	=	$A \leftarrow r$			
		r, A Note 3	1	1	-	$r \leftarrow A$			
		A, PSW	2	1	-	$A \leftarrow PSW$			
		PSW, A	2	3	-	$PSW \leftarrow A$	×	×	×
		A, CS	2	1	-	$A \leftarrow CS$			
		CS, A	2	1	-	CS ← A			
		A, ES	2	1	=	$A \leftarrow ES$			
		ES, A	2	1	-	ES ← A			
		A, !addr16	3	1	4	$A \leftarrow (addr16)$			
		A, ES:!addr16	4	2	5	$A \leftarrow (ES, addr16)$			
		!addr16, A	3	1	-	(addr16) ← A			
		ES:!addr16, A	4	2	=	(ES, addr16) ← A			
		A, saddr	2	1	=	$A \leftarrow (saddr)$			
		saddr, A	2	1		$(saddr) \leftarrow A$	L		

Notes 1. Number of CPU clocks (fcLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

- 2. Number of CPU clocks (fclk) when the code flash memory area is accessed.
- 3. Except r = A



Table 5-5. Operation List of RL78-S1 Core (2/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks	F	lag	
Group				Note 1	Note 2		Z	AC	CY
8-bit data	MOV	A, sfr	2	1	_	$A \leftarrow sfr$			
transfer		sfr, A	2	1	_	$sfr \leftarrow A$			
		A, [DE]	1	1	4	$A \leftarrow (DE)$			
		[DE], A	1	1	_	$(DE) \leftarrow A$			
		A, ES:[DE]	2	2	5	$A \leftarrow (ES, DE)$			
		ES:[DE], A	2	2	_	$(ES,DE) \leftarrow A$			
	A, [HL]	1	1	4	$A \leftarrow (HL)$				
		[HL], A	1	1	_	$(HL) \leftarrow A$			
		A, ES:[HL]	2	2	5	$A \leftarrow (ES, HL)$			
		ES:[HL], A	2	2	-	(ES, HL) ← A			
		A, [DE+byte]	2	1	4	$A \leftarrow (DE + byte)$			
		[DE+byte], A	2	1	-	(DE + byte) ← A			
		A, ES:[DE+byte]	3	2	5	$A \leftarrow ((ES, DE) + byte)$			
		ES:[DE+byte], A	3	2	-	$((ES,DE) + byte) \leftarrow A$			
		A, [HL+byte]	2	1	4	A ← (HL + byte)			
		[HL+byte], A	2	1	-	(HL + byte) ← A			
		A, ES:[HL+byte]	3	2	5	$A \leftarrow ((ES, HL) + byte)$			
		ES:[HL+byte], A	3	2	-	$((ES,HL) + byte) \leftarrow A$			
		A, [SP+byte]	2	1	-	$A \leftarrow (SP + byte)$			
		[SP+byte], A	2	1	_	$(SP + byte) \leftarrow A$			
		A, word[B]	3	1	4	$A \leftarrow (B + word)$			
		word[B], A	3	1	_	$(B + word) \leftarrow A$			
		A, ES:word[B]	4	2	5	$A \leftarrow ((ES, B) + word)$			
		ES:word[B], A	4	2	_	$((ES, B) + word) \leftarrow A$			
		A, word[C]	3	1	4	$A \leftarrow (C + word)$			
		word[C], A	3	1	-	$(C + word) \leftarrow A$			
		A, ES:word[C]	4	2	5	$A \leftarrow ((ES, C) + word)$			
		ES:word[C], A	4	2	_	$((ES, C) + word) \leftarrow A$			
		A, word[BC]	3	1	4	$A \leftarrow (BC + word)$			
		word[BC], A	3	1	-	$(BC + word) \leftarrow A$			
		A, ES:word[BC]	4	2	5	$A \leftarrow ((ES, BC) + word)$			
		ES:word[BC], A	4	2	_	$((ES, BC) + word) \leftarrow A$			

2. Number of CPU clocks (fclk) when the code flash memory area is accessed.

Table 5-5. Operation List of RL78-S1 Core (3/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag	
Group				Note 1	Note 2		Z	AC	CY
8-bit data	MOV	A, [HL+B]	2	1	4	$A \leftarrow (HL + B)$			
transfer		[HL+B], A	2	1	-	$(HL + B) \leftarrow A$			
		A, ES:[HL+B]	3	2	5	$A \leftarrow ((ES,HL) + B)$			
		ES:[HL+B], A	3	2	_	$((ES,HL)+B) \leftarrow A$			
		A, [HL+C]	2	1	4	$A \leftarrow (HL + C)$			
		[HL+C], A	2	1	_	$(HL + C) \leftarrow A$			
	A, ES:[HL+C]	3	2	5	$A \leftarrow ((ES,HL) + C)$				
		ES:[HL+C], A	3	2	_	$((ES,HL)+C) \leftarrow A$			
		X, !addr16	3	1	4	$X \leftarrow (addr16)$			
		X, ES:!addr16	4	2	5	$X \leftarrow (ES, addr16)$			
		X, saddr	2	1	_	$X \leftarrow (saddr)$			
		B, !addr16	3	1	4	B ← (addr16)			
		B, ES:!addr16	4	2	5	$B \leftarrow (ES, addr16)$			
		B, saddr	2	1	_	$B \leftarrow (saddr)$			
		C, !addr16	3	1	4	C ← (addr16)			
		C, ES:!addr16	4	2	5	$C \leftarrow (ES, addr16)$			
		C, saddr	2	1	-	$C \leftarrow (saddr)$			
		ES, saddr	3	1	-	ES ← (saddr)			
	хсн	A, r Note 3	1 (r=X) 2 (other than r= X)	1	-	$A \longleftrightarrow r$			
		A, !addr16	4	2	-	$A \longleftrightarrow (addr16)$			
		A, ES:!addr16	5	3	-	$A \longleftrightarrow (ES, addr16)$			
		A, saddr	3	2	-	$A \longleftrightarrow (saddr)$			
		A, sfr	3	2	-	$A \longleftrightarrow sfr$			
		A, [DE]	2	2	_	$A \longleftrightarrow (DE)$			
		A, ES:[DE]	3	3	_	$A \longleftrightarrow (ES,DE)$			
		A, [HL]	2	2	_	$A \longleftrightarrow (HL)$			
		A, ES:[HL]	3	3	_	$A \longleftrightarrow (ES, HL)$			
		A, [DE+byte]	3	2	_	$A \longleftrightarrow (DE + byte)$			
		A, ES:[DE+byte]	4	3	_	$A \longleftrightarrow ((ES, DE) + byte)$			
		A, [HL+byte]	3	2	_	A ←→ (HL + byte)			
		A, ES:[HL+byte]	4	3	-	$A \longleftrightarrow ((ES, HL) + byte)$			

- 2. Number of CPU clocks (fclk) when the code flash memory area is accessed.
- 3. Except r = A

Table 5-5. Operation List of RL78-S1 Core (4/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag	
Group				Note 1	Note 2		Z	AC	CY
8-bit data	XCH	A, [HL+B]	2	2		$A \longleftrightarrow (HL \mathord{+} B)$			
transfer		A, ES:[HL+B]	3	3		$A \longleftrightarrow ((ES, HL) {+} B)$			
		A, [HL+C]	2	2		$A \longleftrightarrow (HL + C)$			
		A, ES:[HL+C]	3	3	-	$A \longleftrightarrow ((ES,HL) + C)$			
	ONEB	Α	1	1	-	A ← 01H			
		Х	1	1	-	X ← 01H			
		В	1	1	_	B ← 01H			
		С	1	1	_	C ← 01H			
		!addr16	3	1	_	(addr16) ← 01H			
		ES:!addr16	4	2	_	(ES, addr16) ← 01H			
		saddr	2	1	_	$(\text{saddr}) \leftarrow 01 H$			
	CLRB	Α	1	1	_	A ← 00H			
		X	1	1	_	X ← 00H			
		В	1	1	_	B ← 00H			
		С	1	1	_	C ← 00H			
		!addr16	3	1	_	(addr16) ← 00H			
		ES:!addr16	4	2	_	(ES,addr16) ← 00H			
		saddr	2	1	_	(saddr) ← 00H			
	MOVS	[HL+byte], X	3	1	_	$(HL+byte) \leftarrow X$	×		×
		ES:[HL+byte], X	4	2	_	(ES, HL+byte) \leftarrow X	×		×
16-bit	MOVW	rp, #word	3	2	-	$rp \leftarrow word$			
data transfer		saddrp, #word	4	2	-	$(saddrp) \leftarrow word$			
Hansioi		sfrp, #word	4	2	-	$sfrp \leftarrow word$			
		AX, rp Note 3	1	2	-	$AX \leftarrow rp$			
		rp, AX Note 3	1	2	-	$rp \leftarrow AX$			
		AX, !addr16	3	2	5	AX ← (addr16)			
		!addr16, AX	3	2	-	$(addr16) \leftarrow AX$			
		AX, ES:!addr16	4	2	6	$AX \leftarrow (ES, addr16)$			
		ES:!addr16, AX	4	2	_	(ES, addr16) ← AX			
		AX, saddrp	2	2	_	$AX \leftarrow (saddrp)$			
		saddrp, AX	2	2	_	$(saddrp) \leftarrow AX$			
		AX, sfrp	2	2	_	$AX \leftarrow sfrp$			
		sfrp, AX	2	2		sfrp ← AX			

- 2. Number of CPU clocks (fclk) when the code flash memory area is accessed.
- 3. Except rp = AX



Table 5-5. Operation List of RL78-S1 Core (5/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks	Flag	
Group				Note 1	Note 2		Z AC	CY
16-bit	MOVW	AX, [DE]	1	2	5	$AX \leftarrow (DE)$		
data		[DE], AX	1	2		$(DE) \leftarrow AX$		
transfer		AX, ES:[DE]	2	3	6	$AX \leftarrow (ES,DE)$		
		ES:[DE], AX	2	3	1	$(ES,DE) \leftarrow AX$		
		AX, [HL]	1	2	5	$AX \leftarrow (HL)$		
		[HL], AX	1	2	-	$(HL) \leftarrow AX$		
		AX, ES:[HL]	2	3	6	$AX \leftarrow (ES, HL)$		
		ES:[HL], AX	2	3	-	$(ES,HL) \leftarrow AX$		
		AX, [DE+byte]	2	2	5	$AX \leftarrow (DE\text{+byte})$		
		[DE+byte], AX	2	2	_	$(DE\text{+byte}) \leftarrow AX$		
		AX, ES:[DE+byte]	3	3	6	$AX \leftarrow ((ES,DE) + byte)$		
		ES:[DE+byte], AX	3	3	-	$((ES, DE) + byte) \leftarrow AX$		
		AX, [HL+byte]	2	2	5	$AX \leftarrow (HL + byte)$		
		[HL+byte], AX	2	2	-	$(HL + byte) \leftarrow AX$		
		AX, ES:[HL+byte]	3	3	6	$AX \leftarrow ((ES,HL) + byte)$		
		ES:[HL+byte], AX	3	3	=	$((ES,HL) + byte) \leftarrow AX$		
		AX, [SP+byte]	2	2	=	$AX \leftarrow (SP + byte)$		
		[SP+byte], AX	2	2	-	$(SP + byte) \leftarrow AX$		
		AX, word[B]	3	2	5	$AX \leftarrow (B + word)$		
		word[B], AX	3	2	-	$(B+word) \leftarrow AX$		
		AX, ES:word[B]	4	3	6	$AX \leftarrow ((ES,B) + word)$		
		ES:word[B], AX	4	3	=	$((ES,B)+word)\leftarrowAX$		
		AX, word[C]	3	2	5	$AX \leftarrow (C + word)$		
		word[C], AX	3	2	-	$(C + word) \leftarrow AX$		
		AX, ES:word[C]	4	3	6	$AX \leftarrow ((ES,C) + word)$		
		ES:word[C], AX	4	3	=	$((ES,C)+word) \leftarrow AX$		
		AX, word[BC]	3	2	5	$AX \leftarrow (BC + word)$		
		word[BC], AX	3	2		$(BC + word) \leftarrow AX$		
		AX, ES:word[BC]	4	3	6	$AX \leftarrow ((ES, BC) + word)$		
		ES:word[BC], AX	4	3	-	((ES, BC) + word) ← AX area, SFR area, or extended SFR area		

^{2.} Number of CPU clocks (fclk) when the code flash memory area is accessed.

Table 5-5. Operation List of RL78-S1 Core (6/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag	
Group				Note 1	Note 2		Z	AC	CY
16-bit	MOVW	BC, !addr16	3	2	5	BC ← (addr16)			
data transfer		BC, ES:!addr16	4	3	6	BC ← (ES, addr16)			
transier		DE, !addr16	3	2	5	DE ← (addr16)			
		DE, ES:!addr16	4	3	6	DE ← (ES, addr16)			
		HL, !addr16	3	2	5	HL ← (addr16)			
		HL, ES:!addr16	4	3	6	HL ← (ES, addr16)			
		BC, saddrp	2	2	_	$BC \leftarrow (saddrp)$			
		DE, saddrp	2	2	_	$DE \leftarrow (saddrp)$			
		HL, saddrp	2	2	_	HL ← (saddrp)			
	XCHW	AX, rp Note 3	1	2	_	$AX \longleftrightarrow rp$			
	ONEW	AX	1	2	_	AX ← 0001H			
		BC	1	2	_	BC ← 0001H			
	CLRW	AX	1	2	_	AX ← 0000H			
		BC	1	2	_	BC ← 0000H			
8-bit	ADD	A, #byte	2	1	-	$A,CY \leftarrow A + byte$	×	×	×
operation		saddr, #byte	3	2	-	$(saddr),CY \leftarrow (saddr) + byte$	×	×	×
		A, r	2	1	-	$A,CY \leftarrow A + r$	×	×	×
		r, A	2	1	-	$r,CY\leftarrow r+A$	×	×	×
		A, !addr16	3	1	4	$A, CY \leftarrow A + (addr16)$	×	×	×
		A, ES:!addr16	4	2	5	$A,CY \leftarrow A + (ES,addr16)$	×	×	×
		A, saddr	2	1	-	$A,CY \leftarrow A + (saddr)$	×	×	×
		A, [HL]	1	1	4	$A,CY \leftarrow A+\;(HL)$	×	×	×
		A, ES:[HL]	2	2	5	$A,CY \leftarrow A + (ES,HL)$	×	×	×
		A, [HL+byte]	2	1	4	$A, CY \leftarrow A + (HL+byte)$	×	×	×
		A, ES:[HL+byte]	3	2	5	$A,CY \leftarrow A + ((ES,HL) + byte)$	×	×	×
		A, [HL+B]	2	1	4	$A,CY \leftarrow A + (HL + B)$	×	×	×
		A, ES:[HL+B]	3	2	5	$A,CY \leftarrow A+((ES,HL)+B)$	×	×	×
		A, [HL+C]	2	1	4	$A,CY \leftarrow A + (HL + C)$	×	×	×
		A, ES:[HL+C]	3	2	5	$A,CY \leftarrow A + ((ES,HL) + C)$	×	×	×

- 2. Number of CPU clocks (fclk) when the code flash memory area is accessed.
- 3. Except rp = AX
- 4. Except r = A



Table 5-5. Operation List of RL78-S1 Core (7/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag	
Group				Note 1	Note 2		Z	AC	CY
8-bit	ADDC	A, #byte	2	1	_	$A,CY \leftarrow A \text{+byte+CY}$	×	×	×
operation		saddr, #byte	3	2	_	(saddr), $CY \leftarrow (saddr) + byte + CY$	×	×	×
		A, r	2	1	_	$A,CY \leftarrow A + r + CY$	×	×	×
		r, A	2	1	_	$r,CY \leftarrow r + A + CY$	×	×	×
		A, !addr16	3	1	4	A, $CY \leftarrow A + (addr16)+CY$	×	×	×
		A, ES:!addr16	4	2	5	$A,CY \leftarrow A + (ES,addr16) + CY$	×	×	×
	A, saddr	2	1	_	$A,CY \leftarrow A + (saddr) + CY$	×	×	×	
		A, [HL]	1	1	4	$A,CY \leftarrow A +(HL) + CY$	×	×	×
		A, ES:[HL]	2	2	5	$A,CY \leftarrow A + (ES,HL) + CY$	×	×	×
		A, [HL+byte]	2	1	4	A, CY ← A+ (HL+byte) + CY	×	×	×
		A, ES:[HL+byte]	3	2	5	$A,CY \leftarrow A + ((ES,HL) + byte) + CY$	×	×	×
		A, [HL+B]	2	1	4	$A,CY \leftarrow A+\;(HL+B)\;+CY$	×	×	×
		A, ES:[HL+B]	3	2	5	$A,CY \leftarrow A + ((ES, HL) + B) + CY$	×	×	×
		A, [HL+C]	2	1	4	$A,CY \leftarrow A+\;(HL+C) + CY$	×	×	×
		A, ES:[HL+C]	3	2	5	$A,CY \leftarrow A + ((ES,HL) + C) + CY$	×	×	×
	SUB	A, #byte	2	1	-	$A,CY \leftarrow A-byte$	×	×	×
		saddr, #byte	3	2	-	(saddr), $CY \leftarrow (saddr) - byte$	×	×	×
		A, r	2	1	-	$A,CY \leftarrow A - r$	×	×	×
		r, A	2	1	-	$r, CY \leftarrow r - A$	×	×	×
		A, !addr16	3	1	4	A, CY ← A − (addr16)	×	×	×
		A, ES:!addr16	4	2	5	$A,CY \leftarrow A - (ES,addr16)$	×	×	×
		A, saddr	2	1	_	$A,CY \leftarrow A - (saddr)$	×	×	×
		A, [HL]	1	1	4	$A,CY \leftarrow A - (HL)$	×	×	×
		A, ES:[HL]	2	2	5	$A,CY \leftarrow A - (ES,HL)$	×	×	×
		A, [HL+byte]	2	1	4	A, CY ← A − (HL+byte)	×	×	×
		A, ES:[HL+byte]	3	2	5	$A,CY \leftarrow A - ((ES,HL) + byte)$	×	×	×
		A, [HL+B]	2	1	4	$A, CY \leftarrow A - (HL+B)$	×	×	×
		A, ES:[HL+B]	3	2	5	$A,CY \leftarrow A - ((ES, HL) + B)$	×	×	×
		A, [HL+C]	2	1	4	$A, CY \leftarrow A - (HL+C)$	×	×	×
		A, ES:[HL+C]	3	2	5	$A,CY \leftarrow A - ((ES, HL)+C)$	×	×	×

- 2. Number of CPU clocks (fclk) when the code flash memory area is accessed.
- 3. Except r = A

Table 5-5. Operation List of RL78-S1 Core (8/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag]
Group				Note 1	Note 2		Z	AC	CY
8-bit	SUBC	A, #byte	2	1	_	$A,CY \leftarrow A-byte-CY$	×	×	×
operation		saddr, #byte	3	2	_	(saddr), $CY \leftarrow (saddr) - byte - CY$	×	×	×
		A, r	2	1	-	$A,CY \leftarrow A - r - CY$	×	×	×
		r, A	2	1	-	$r,CY \leftarrow r - A - CY$	×	×	×
		A, !addr16	3	1	4	$A,CY \leftarrow A - (addr16) - CY$	×	×	×
		A, ES:!addr16	4	2	5	$A,CY \leftarrow A - (ES,addr16) - CY$	×	×	×
		A, saddr	2	1	_	$A,CY \leftarrow A - (saddr) - CY$	×	×	×
		A, [HL]	1	1	4	$A,CY \leftarrow A - (HL) - CY$	×	×	×
		A, ES:[HL]	2	2	5	$A,CY \leftarrow A - (ES,HL) - CY$	×	×	×
		A, [HL+byte]	2	1	4	$A,CY \leftarrow A - (HL \!+\! byte) - CY$	×	×	×
		A, ES:[HL+byte]	3	2	5	$A,CY \leftarrow A - ((ES,HL) +byte) - CY$	×	×	×
		A, [HL+B]	2	1	4	$A,CY \leftarrow A - (HL + B) - CY$	×	×	×
		A, ES:[HL+B]	3	2	5	$A,CY \leftarrow A - ((ES, HL) + B) - CY$	×	×	×
		A, [HL+C]	2	1	4	$A,CY \leftarrow A - (HL {+} C) - CY$	×	×	×
		A, ES:[HL+C]	3	2	5	$A,CY \leftarrow A - ((ES:HL)+C) - CY$	×	×	×
	AND	A, #byte	2	1	_	$A \leftarrow A \wedge \text{byte}$	×		
		saddr, #byte	3	2	_	$(saddr) \leftarrow (saddr) \land byte$	×		
		A, r	2	1	_	$A \leftarrow A \wedge r$	×		
		r, A	2	1	-	$R \leftarrow r \wedge A$	×		
		A, !addr16	3	1	4	$A \leftarrow A \land (addr16)$	×		
		A, ES:!addr16	4	2	5	$A \leftarrow A \land (ES:addr16)$	×		
		A, saddr	2	1	_	$A \leftarrow A \wedge (saddr)$	×		
		A, [HL]	1	1	4	$A \leftarrow A \wedge (HL)$	×		
		A, ES:[HL]	2	2	5	$A \leftarrow A \wedge (ES:HL)$	×		
		A, [HL+byte]	2	1	4	$A \leftarrow A \wedge (HL+byte)$	×		
		A, ES:[HL+byte]	3	2	5	$A \leftarrow A \land ((ES:HL)+byte)$	×		
		A, [HL+B]	2	1	4	$A \leftarrow A \wedge (HL+B)$	×		
		A, ES:[HL+B]	3	2	5	$A \leftarrow A \wedge ((ES:HL)+B)$	×		
		A, [HL+C]	2	1	4	$A \leftarrow A \wedge (HL+C)$	×		
		A, ES:[HL+C]	3	2	5	$A \leftarrow A \wedge ((ES:HL)+C)$	×		

- 2. Number of CPU clocks (fclk) when the code flash memory area is accessed.
- 3. Except r = A

Table 5-5. Operation List of RL78-S1 Core (9/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks	Flag
Group				Note 1	Note 2		Z AC CY
8-bit	OR	A, #byte	2	1	_	$A \leftarrow A \lor byte$	×
operation		saddr, #byte	3	2	_	$(saddr) \leftarrow (saddr) \!\!\vee\! byte$	×
		A, r	2	1	_	$A \leftarrow A \lor r$	×
		r, A	2	1	_	$r \leftarrow r \lor A$	×
		A, !addr16	3	1	4	$A \leftarrow A \lor (addr16)$	×
		A, ES:!addr16	4	2	5	$A \leftarrow A \lor (ES:addr16)$	×
		A, saddr	2	1	_	$A \leftarrow A \lor (saddr)$	×
		A, [HL]	1	1	4	$A \leftarrow A \mathord{\vee} (H)$	×
		A, ES:[HL]	2	2	5	$A \leftarrow A \mathord{\vee} (ES \mathord{:} HL)$	×
		A, [HL+byte]	2	1	4	$A \leftarrow A \lor (HL+byte)$	×
		A, ES:[HL+byte]	3	2	5	$A \leftarrow A \lor ((ES:HL) + byte)$	×
		A, [HL+B]	2	1	4	$A \leftarrow A \lor (HL + B)$	×
		A, ES:[HL+B]	3	2	5	$A \leftarrow A \lor ((ES:HL) + B)$	×
		A, [HL+C]	2	1	4	$A \leftarrow A \lor (HL + C)$	×
		A, ES:[HL+C]	3	2	5	$A \leftarrow A \lor ((ES:HL) + C)$	×
	XOR	A, #byte	2	1	_	A ← A y byte	×
		saddr, #byte	3	2	_	(saddr) ← (saddr) ∨ byte	×
		A, r	2	1	_	A ← A ⊬ r	×
		r, A	2	1	_	r ← r 	×
		A, !addr16	3	1	4	A ← A ∨ (addr16)	×
		A, ES:!addr16	4	2	5	A ← A ∨ (ES:addr16)	×
		A, saddr	2	1	_	A ← A ⊬(saddr)	×
		A, [HL]	1	1	4	$A \leftarrow A + (HL)$	×
		A, ES:[HL]	2	2	5	A ← A ∨ (ES:HL)	×
		A, [HL+byte]	2	1	4	A ← A (HL+byte)	×
		A, ES:[HL+byte]	3	2	5	$A \leftarrow A + ((ES:HL) + byte)$	×
		A, [HL+B]	2	1	4	$A \leftarrow A + (HL + B)$	×
		A, ES:[HL+B]	3	2	5	$A \leftarrow A + ((ES:HL) + B)$	×
		A, [HL+C]	2	1	4	$A \leftarrow A + (HL + C)$	×
		A, ES:[HL+C]	3	2	5	$A \leftarrow A + ((ES:HL) + C)$	×

- 2. Number of CPU clocks (fclk) when the code flash memory area is accessed.
- 3. Except r = A

Table 5-5. Operation List of RL78-S1 Core (10/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag)
Group				Note 1	Note 2		Z	AC	CY
8-bit	CMP	A, #byte	2	1	_	A – byte	×	×	×
operation		!addr16, #byte	4	1	4	(addr16) – byte	×	×	×
		ES:!addr16, #byte	5	2	5	(ES:addr16) – byte	×	×	×
		saddr, #byte	3	1	_	(saddr) - byte	×	×	×
		A, r	2	1	-	A – r	×	×	×
		r, A	2	1		r – A	×	×	×
		A, !addr16	3	1	4	A – (addr16)	×	×	×
		A, ES:!addr16	4	2	5	A – (ES:addr16)	×	×	×
		A, saddr	2	1	-	A – (saddr)	×	×	×
		A, [HL]	1	1	4	A – (HL)	×	×	×
		A, ES:[HL]	2	2	5	A – (ES:HL)	×	×	×
		A, [HL+byte]	2	1	4	A – (HL+byte)	×	×	×
		A, ES:[HL+byte]	3	2	5	A – ((ES:HL)+byte)	×	×	×
		A, [HL+B]	2	1	4	A – (HL+B)	×	×	×
		A, ES:[HL+B]	3	2	5	A – ((ES:HL)+B)	×	×	×
		A, [HL+C]	2	1	4	A – (HL+C)	×	×	×
		A, ES:[HL+C]	3	2	5	A – ((ES:HL)+C)	×	×	×
	CMP0	Α	1	1	-	A – 00H	×	0	0
		X	1	1	-	X – 00H	×	0	0
		В	1	1	-	B – 00H	×	0	0
		С	1	1	-	C – 00H	×	0	0
		!addr16	3	1	4	(addr16) – 00H	×	0	0
		ES:!addr16	4	2	5	(ES:addr16) – 00H	×	0	0
		saddr	2	1	_	(saddr) - 00H	×	0	0
	CMPS	X, [HL+byte]	3	1	4	X – (HL+byte)	×	×	×
	<u> </u>	X, ES:[HL+byte]	4	2	5	X – ((ES:HL)+byte)	×	×	×

- 2. Number of CPU clocks (fclk) when the code flash memory area is accessed.
- 3. Except r = A

Table 5-5. Operation List of RL78-S1 Core (11/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flaç	J
Group				Note 1	Note 2		Z	AC	CY
16-bit	ADDW	AX, #word	3	2	_	$AX, CY \leftarrow AX\text{+}word$	×	×	×
operation		AX, AX	1	2	-	$AX, CY \leftarrow AX + AX$	×	×	×
		AX, BC	1	2	-	$AX, CY \leftarrow AX+BC$	×	×	×
		AX, DE	1	2	_	AX, CY ← AX+DE	×	×	×
		AX, HL	1	2	-	$AX,CY \leftarrow AX\text{+}HL$	×	×	×
		AX, !addr16	3	2	5	AX, CY ← AX+(addr16)	×	×	×
		AX, ES:!addr16	4	3	6	AX, CY ← AX+(ES:addr16)	×	×	×
		AX, saddrp	2	2	-	AX, CY ← AX+(saddrp)	×	×	×
		AX, [HL+byte]	3	2	5	AX, CY ← AX+(HL+byte)	×	×	×
		AX, ES: [HL+byte]	4	3	6	AX, CY ← AX+((ES:HL)+byte)	×	×	×
	SUBW	AX, #word	3	2	_	$AX, CY \leftarrow AX - word$	×	×	×
		AX, BC	1	2	_	$AX, CY \leftarrow AX - BC$	×	×	×
		AX, DE	1	2	_	$AX, CY \leftarrow AX - DE$	×	×	×
		AX, HL	1	2	_	$AX, CY \leftarrow AX - HL$	×	×	×
		AX, !addr16	3	2	5	AX, CY ← AX − (addr16)	×	×	×
		AX, ES:!addr16	4	3	6	AX, CY ← AX − (ES:addr16)	×	×	×
		AX, saddrp	2	2	_	$AX, CY \leftarrow AX - (saddrp)$	×	×	×
		AX, [HL+byte]	3	2	5	AX, CY ← AX − (HL+byte)	×	×	×
		AX, ES: [HL+byte]	4	3	6	$AX, CY \leftarrow AX - ((ES:HL)+byte)$	×	×	×
	CMPW	AX, #word	3	2	_	AX – word	×	×	×
		AX, BC	1	2	_	AX – BC	×	×	×
		AX, DE	1	2	-	AX – DE	×	×	×
		AX, HL	1	2	_	AX – HL	×	×	×
		AX, !addr16	3	2	5	AX – (addr16)	×	×	×
		AX, ES:!addr16	4	3	6	AX – (ES:addr16)	×	×	×
		AX, saddrp	2	2	-	AX – (saddrp)	×	×	×
		AX, [HL+byte]	3	2	5	AX – (HL+byte)	×	×	×
		AX, ES: [HL+byte]	4	3	6	AX – ((ES:HL)+byte)	×	×	×
Multiply	MULU	Х	1	2	_	$AX \leftarrow A{\times}X$			

^{2.} Number of CPU clocks (fclk) when the code flash memory area is accessed.

Table 5-5. Operation List of RL78-S1 Core (12/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag
Group				Note 1	Note 2		Z	AC CY
Increment/	INC	r	1	1	-	r ← r+1	×	×
decrement		!addr16	3	2	-	(addr16) ← (addr16)+1	×	×
		ES:!addr16	4	3	-	(ES, addr16) ← (ES, addr16)+1	×	×
		saddr	2	2	_	(saddr) ← (saddr)+1	×	×
		[HL+byte]	3	2	_	(HL+byte) ← (HL+byte)+1	×	×
		ES: [HL+byte]	4	3	_	((ES:HL)+byte) ← ((ES:HL)+byte)+1	×	×
	DEC	r	1	1	-	r ← r − 1	×	×
		!addr16	3	2	-	(addr16) ← (addr16) – 1	×	×
		ES:!addr16	4	3		(ES, addr16) ← (ES, addr16) - 1	×	×
		saddr	2	2		(saddr) ← (saddr) − 1	×	×
		[HL+byte]	3	2	_	(HL+byte) ← (HL+byte) − 1	×	×
		ES: [HL+byte]	4	3	_	((ES:HL)+byte) ← ((ES:HL)+byte) − 1	×	×
	INCW	rp	1	2	_	rp ← rp+1		
		!addr16	3	4	_	(addr16) ← (addr16)+1		
		ES:!addr16	4	5	_	(ES, addr16) ← (ES, addr16)+1		
		saddrp	2	4	_	(saddrp) ← (saddrp)+1		
		[HL+byte]	3	4	_	(HL+byte) ← (HL+byte)+1		
		ES: [HL+byte]	4	5		((ES:HL)+byte) ← ((ES:HL)+byte)+1		
	DECW	rp	1	2	_	rp ← rp − 1		
		!addr16	3	4		(addr16) ← (addr16) - 1		
		ES:!addr16	4	5	_	(ES, addr16) ← (ES, addr16) – 1		
		saddrp	2	4		(saddrp) ← (saddrp) − 1		
		[HL+byte]	3	4	_	(HL+byte) ← (HL+byte) − 1		
		ES: [HL+byte]	4	5		((ES:HL)+byte) ← ((ES:HL)+byte) − 1		
Shift	SHR	A, cnt	2	1	-	$(CY \leftarrow A_0, A_{m\text{-}1} \leftarrow A_{m_{,}} A_7 \leftarrow 0) \times cnt$		×
	SHRW	AX, cnt	2	1	-	$(CY \leftarrow AX_0, AX_{m-1} \leftarrow AX_m, AX_{15} \leftarrow 0) \times cnt$		×
	SHL	A, cnt	2	1	-	$(CY \leftarrow A_7, A_m \leftarrow A_{m1}, A_0 \leftarrow 0) \times cnt$		×
		B, cnt	2	1	-	$(CY \leftarrow B_7, B_m \leftarrow B_{m1}, B_0 \leftarrow 0) \times cnt$		×
		C, cnt	2	1	-	$(CY \leftarrow C_7, C_m \leftarrow C_{m\text{-}1}, C_0 \leftarrow 0) \times cnt$		×
	SHLW	AX, cnt	2	2	_	$(CY \leftarrow AX_{15}, AX_m \leftarrow AX_{m\text{-}1}, AX_0 \leftarrow 0) \times cnt$		×
		BC, cnt	2	2		$(CY \leftarrow BC_{15},BC_m \leftarrow BC_{m\text{-}1},BC_0 \leftarrow 0) \times cnt$		×
	SAR	A, cnt	2	1		$(CY \leftarrow A_0, A_{m\text{-}1} \leftarrow A_m, A_7 \leftarrow A_7) \times cnt$		×
	SARW	AX, cnt	2	2	_	$(CY \leftarrow AX_0, AX_{m\text{-}1} \leftarrow AX_m, AX_{15} \leftarrow AX_{15}) \times cnt$		×
Notes 1.					al BAM	area SFR area or extended SFR area	ic a	0000

Remarks 1. This number of clocks is for when the program is in the internal ROM (flash memory) area. When fetching an instruction from the internal RAM area, the number of clocks is four times the number of clocks plus 6, maximum.

2. cnt indicates the bit shift count.

^{2.} Number of CPU clocks (fclk) when the code flash memory area is accessed.

Table 5-5. Operation List of RL78-S1 Core (13/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks	Flaç	9
Group				Note 1	Note 2		Z AC	CY
Rotate	ROR	A, 1	2	1	_	$(CY,A_7\!\leftarrow\!A_0,A_{m\text{-}1}\!\leftarrow\!A_m)\!\!\times\!\!1$		×
	ROL	A, 1	2	1	_	(CY, $A_0 \leftarrow A_7$, $A_{m+1} \leftarrow A_m$)×1		×
	RORC	A, 1	2	1	-	$(CY \leftarrow A_0, A_7 \leftarrow CY, A_{m\text{-}1} \leftarrow A_m) \times 1$		×
	ROLC	A, 1	2	1	-	$(CY \leftarrow A_7, A_0 \leftarrow CY, A_{m+1} \leftarrow A_m) \! \times \! 1$		×
	ROLWC	AX,1	2	2	_	$(CY \leftarrow AX_{15},AX_0 \leftarrow CY,AX_{m+1} \leftarrow AX_m) \times 1$		×
		BC,1	2	2	_	$(CY \leftarrow BC_{15},BC_0 \leftarrow CY,BC_{m+1} \leftarrow BC_m) \times 1$		×
Bit	MOV1	CY, A.bit	2	1	-	$CY \leftarrow A.bit$		×
manipulate		A.bit, CY	2	1	_	$A.bit \leftarrow CY$		
		CY, PSW.bit	3	1	_	$CY \leftarrow PSW.bit$		×
		PSW.bit, CY	3	4	_	$PSW.bit \leftarrow CY$	× ×	
		CY, saddr.bit	3	1	_	$CY \leftarrow (saddr).bit$		×
		saddr.bit, CY	3	2	_	(saddr).bit ← CY		
		CY, sfr.bit	3	1	_	$CY \leftarrow sfr.bit$		×
		sfr.bit, CY	3	2	-	sfr.bit ← CY		
		CY,[HL].bit	2	1	4	$CY \leftarrow (HL).bit$		×
		[HL].bit, CY	2	2	-	(HL).bit ← CY		
		CY, ES:[HL].bit	3	2	5	CY ← (ES, HL).bit		×
		ES:[HL].bit, CY	3	3	-	(ES, HL).bit \leftarrow CY		
	AND1	CY, A.bit	2	1		$CY \leftarrow CY \wedge A.bit$		×
		CY, PSW.bit	3	1		$CY \leftarrow CY \land PSW.bit$		×
		CY, saddr.bit	3	1	_	$CY \leftarrow CY \land (saddr).bit$		×
		CY, sfr.bit	3	1	_	$CY \leftarrow CY \wedge sfr.bit$		×
		CY,[HL].bit	2	1	4	$CY \leftarrow CY \land (HL).bit$		×
		CY, ES:[HL].bit	3	2	5	$CY \leftarrow CY \land (ES, HL).bit$		×
	OR1	CY, A.bit	2	1	_	$CY \leftarrow CY \lor A.bit$		×
		CY, PSW.bit	3	1	_	$CYX \leftarrow CY \lor PSW.bit$		×
		CY, saddr.bit	3	1	_	$CY \leftarrow CY \lor (saddr).bit$		×
		CY, sfr.bit	3	1	-	$CY \leftarrow CY \lor sfr.bit$		×
		CY, [HL].bit	2	1	4	$CY \leftarrow CY \lor (HL).bit$		×
		CY, ES:[HL].bit	3	2	5	$CY \leftarrow CY \lor (ES, HL).bit$		×

^{2.} Number of CPU clocks (fclk) when the code flash memory area is accessed.

Table 5-5. Operation List of RL78-S1 Core (14/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks	I	Flag	
Group				Note 1	Note 2		Z	AC	CY
Bit	XOR1	CY, A.bit	2	1	-	$CY \leftarrow CY \neq A.bit$			×
manipulate		CY, PSW.bit	3	1	_	$CY \leftarrow CY \neq PSW.bit$			×
		CY, saddr.bit	3	1	_	$CY \leftarrow CY \neq (saddr).bit$			×
		CY, sfr.bit	3	1	_	$CY \leftarrow CY \neq sfr.bit$			×
		CY, [HL].bit	2	1	4	$CY \leftarrow CY \neq (HL).bit$			×
		CY, ES:[HL].bit	3	2	5	$CY \leftarrow CY \neq (ES, HL).bit$			×
	SET1	A.bit	2	1	_	A.bit ← 1			
		PSW.bit	3	4	_	PSW.bit ← 1	×	×	×
		!addr16.bit	4	2	_	(addr16).bit ← 1			
		ES:!addr16.bit	5	3	_	(ES, addr16).bit ← 1			
		saddr.bit	3	2	_	(saddr).bit ← 1			
		sfr.bit	3	2	_	sfr.bit ← 1			
		[HL].bit	2	2	_	(HL).bit ← 1			
		ES:[HL].bit	3	3	_	(ES, HL).bit ← 1			
	CLR1	A.bit	2	1	_	$A.bit \leftarrow 0$			
		PSW.bit	3	4	_	$PSW.bit \leftarrow 0$	×	×	×
		!addr16.bit	4	2	_	(addr16).bit ← 0			
		ES:!addr16.bit	5	3	_	(ES, addr16).bit \leftarrow 0			
		saddr.bit	3	2	_	$(\text{saddr.bit}) \leftarrow 0$			
		sfr.bit	3	2	_	sfr.bit ← 0			
		[HL].bit	2	2	-	(HL).bit ← 0			
		ES:[HL].bit	3	3	-	(ES, HL).bit \leftarrow 0			
	SET1	CY	2	1	_	CY ← 1			1
	CLR1	CY	2	1	-	CY ← 0			0
	NOT1	CY	2	1	_	$CY \leftarrow \overline{CY}$			×

^{2.} Number of CPU clocks (fclk) when the code flash memory area is accessed.

Table 5-5. Operation List of RL78-S1 Core (15/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		J	
Group				Note 1	Note 2		Z	AC	CY
Call/ return	CALL	rp	2	4	-	$\begin{split} &(SP-2) \leftarrow (PC+2)s, (SP-3) \leftarrow (PC+2)H,\\ &(SP-4) \leftarrow (PC+2)L, PC \leftarrow CS, rp,\\ &SP \leftarrow SP-4 \end{split}$			
		\$!addr20	3	4	_	$\begin{split} &(SP-2) \leftarrow (PC+3)s,(SP-3) \leftarrow (PC+3)H,\\ &(SP-4) \leftarrow (PC+3)L,PC \leftarrow PC+3+jdisp16,\\ &SP \leftarrow SP-4 \end{split}$			
		!addr16	3	4	-	$(SP-2) \leftarrow (PC+3)s$, $(SP-3) \leftarrow (PC+3)H$, $(SP-4) \leftarrow (PC+3)L$, $PC \leftarrow 0000$, addr16, $SP \leftarrow SP-4$			
		!!addr20	4	4	-	$(SP-2) \leftarrow (PC+4)s$, $(SP-3) \leftarrow (PC+4)H$, $(SP-4) \leftarrow (PC+4)L$, $PC \leftarrow addr20$, $SP \leftarrow SP-4$			
	CALLT	[addr5]	2	6	_	$(SP-2) \leftarrow (PC+2)s, (SP-3) \leftarrow (PC+2)H,$ $(SP-4) \leftarrow (PC+2)L, PCs \leftarrow 0000,$ $PCH \leftarrow (0000, addr5+1),$ $PCL \leftarrow (0000, addr5),$ $SP \leftarrow SP-4$			
	BRK	-	2	7	-	$\begin{split} &(SP-1) \leftarrow PSW, (SP-2) \leftarrow (PC+2)s, \\ &(SP-3) \leftarrow (PC+2)H, (SP-4) \leftarrow (PC+2)L, \\ &PCs \leftarrow 0000, \\ &PCH \leftarrow (0007FH), PCL \leftarrow (0007EH), \\ &SP \leftarrow SP-4, IE \leftarrow 0 \end{split}$			
	RET	-	1	7	_	$PC_L \leftarrow (SP), PC_H \leftarrow (SP+1),$ $PC_S \leftarrow (SP+2), SP \leftarrow SP+4$			
F	RETI	-	2	8	_	$PCL \leftarrow (SP), PCH \leftarrow (SP+1),$ $PCs \leftarrow (SP+2), PSW \leftarrow (SP+3),$ $SP \leftarrow SP+4$	R	R	R
	RETB	-	2	8	_	$\begin{aligned} & PCL \leftarrow (SP), PCH \leftarrow (SP+1), \\ & PCs \leftarrow (SP+2), PSW \leftarrow (SP+3), \\ & SP \leftarrow SP+4 \end{aligned}$	R	R	R

Notes 1. Number of CPU clocks (fclk) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

^{2.} Number of CPU clocks (fclk) when the code flash memory area is accessed.

Table 5-5. Operation List of RL78-S1 Core (16/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag	
Group				Note 1	Note 2		Z	AC	CY
Stack	PUSH	PSW	2	2	-	$(SP-1) \leftarrow PSW, (SP-2) \leftarrow 00H,$			
manipulate						SP ← SP-2			
		rp	1	2	_	$(SP-1) \leftarrow rp_H, (SP-2) \leftarrow rp_L,$			
			_	_		SP ← SP − 2	_		
	POP	PSW	2	4	_	PSW ← (SP+1), SP ← SP + 2	R	R	R
		rp	1	2		$rpL \leftarrow (SP), rpH \leftarrow (SP+1), SP \leftarrow SP + 2$			
	MOVW	SP, #word	4	2	_	SP ← word			
		SP, AX	2	2	-	SP ← AX			
		AX, SP	2	2	-	$AX \leftarrow SP$			
		HL, SP	3	2	-	$HL \leftarrow SP$			
		BC, SP	3	2	-	$BC \leftarrow SP$			
		DE, SP	3	2	-	$DE \leftarrow SP$			
	ADDW	SP, #byte	2	2	_	$SP \leftarrow SP + byte$			
	SUBW	SP, #byte	2	2	-	$SP \leftarrow SP - byte$			
Unconditio	BR	AX	2	3	_	$PC \leftarrow CS$, AX			
nal branch		\$addr20	2	3	_	PC ← PC + 2 + jdisp8			
		\$!addr20	3	3	_	PC ← PC + 3 + jdisp16			
		!addr16	3	3	-	PC ← 0000, addr16			
		!!addr20	4	3	-	PC ← addr20			
Conditional	ВС	\$addr20	2	2/4 Note3	_	PC ← PC + 2 + jdisp8 if CY = 1			
branch	BNC	\$addr20	2	2/4 Note3	_	$PC \leftarrow PC + 2 + jdisp8 \text{ if } CY = 0$			
	BZ	\$addr20	2	2/4 Note3	-	$PC \leftarrow PC + 2 + jdisp8 \text{ if } Z = 1$			
	BNZ	\$addr20	2	2/4 Note3	_	$PC \leftarrow PC + 2 + jdisp8 \text{ if } Z = 0$			
	ВН	\$addr20	3	2/4 Note3	_	$PC \leftarrow PC + 3 + jdisp8 \text{ if } (Z \lor CY) = 0$			
	BNH	\$addr20	3	2/4 Note3	_	$PC \leftarrow PC + 3 + jdisp8 \text{ if } (Z \lor CY)=1$			
	ВТ	saddr.bit, \$addr20	4	3/5 Note3	_	PC ← PC + 4 + jdisp8 if (saddr).bit = 1			
		sfr.bit, \$addr20	4	3/5 Note3	_	$PC \leftarrow PC + 4 + jdisp8 \text{ if sfr.bit} = 1$			
		A.bit, \$addr20	3	3/5 Note3	-	$PC \leftarrow PC + 3 + jdisp8 \text{ if A.bit} = 1$			
		PSW.bit, \$addr20	4	3/5 Note3	_	$PC \leftarrow PC + 4 + jdisp8 \text{ if PSW.bit} = 1$			
		[HL].bit, \$addr20	3	3/5 Note3	6/7	PC ← PC + 3 + jdisp8 if (HL).bit = 1			
		ES:[HL].bit, \$addr20	4	4/6 Note3	7/8	PC ← PC + 4 + jdisp8 if (ES, HL).bit = 1			

- 2. Number of CPU clocks (fclk) when the code flash memory area is accessed.
- 3. This indicates the number of clocks "when condition is not met/when condition is met".



Table 5-5. Operation List of RL78-S1 Core (17/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks	Flag		
Group				Note 1	Note 2		Z	AC (CY
Conditional	BF	saddr.bit, \$addr20	4	3/5 Note3	-	PC ← PC + 4 + jdisp8 if (saddr).bit = 0			
branch		sfr.bit, \$addr20	4	3/5 Note3	_	PC ← PC + 4 + jdisp8 if sfr.bit = 0			
		A.bit, \$addr20	3	3/5 Note3	_	$PC \leftarrow PC + 3 + jdisp8 \text{ if A.bit} = 0$			
		PSW.bit, \$addr20	4	3/5 Note3	_	PC ← PC + 4 + jdisp8 if PSW.bit = 0			
		[HL].bit, \$addr20	3	3/5 Note3	6/7	PC ← PC + 3 + jdisp8 if (HL).bit = 0			
		ES:[HL].bit, \$addr20	4	4/6 Note3	7/8	PC ← PC + 4 + jdisp8 if (ES, HL).bit = 0			
	BTCLR	saddr.bit, \$addr20	4	3/5 Note3	_	PC ← PC + 4 + jdisp8 if (saddr).bit = 1 then reset (saddr).bit			
		sfr.bit, \$addr20	4	3/5 Note3	_	PC ← PC + 4 + jdisp8 if sfr.bit = 1 then reset sfr.bit			
		A.bit, \$addr20	3	3/5 Note3	-	PC ← PC + 3 + jdisp8 if A.bit = 1 then reset A.bit			
		PSW.bit, \$addr20	4	3/5 Note3	-	PC ← PC + 4 + jdisp8 if PSW.bit = 1 then reset PSW.bit	×	×	×
		[HL].bit, \$addr20	3	3/5 Note3	_	PC ← PC + 3 + jdisp8 if (HL).bit = 1 then reset (HL).bit			
		ES:[HL].bit, \$addr20	4	4/6 Note3	_	PC ← PC + 4 + jdisp8 if (ES, HL).bit = 1 then reset (ES, HL).bit			
Conditional	SKC	_	2	1	-	Next instruction skip if CY = 1			
skip	SKNC	_	2	1	_	Next instruction skip if CY = 0			
	SKZ	_	2	1	_	Next instruction skip if Z = 1			
	SKNZ	_	2	1	_	Next instruction skip if Z = 0			
	SKH	_	2	1	_	Next instruction skip if (ZvCY)=0			
	SKNH	_	2	1	_	Next instruction skip if (ZvCY)=1			
CPU	NOP		1	1	_	No Operation			
control	El		3	4	_	$IE \leftarrow 1 \; (Enable \; Interrupt)$			
	DI	_	3	4	_	$IE \leftarrow 0 \; (Disable \; Interrupt)$			
	HALT	_	2	3	_	Set HALT Mode			
	STOP	_	2	3	-	Set STOP Mode			

- 2. Number of CPU clocks (fclk) when the code flash memory area is accessed.
- 3. This indicates the number of clocks "when condition is not met/when condition is met".

<R>> 5.5.2 Operation List of RL78-S2 Core

Table 5-6. Operation List of RL78-S2 Core (1/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag	J
Group				Note 1	Note 2		Z	AC	CY
8-bit data	MOV	r, #byte	2	1	-	$r \leftarrow \text{byte}$			
transfer		PSW, #byte	3	3	_	$PSW \leftarrow byte$	×	×	×
		CS, #byte	3	1	_	CS ← byte			
		ES, #byte	2	1	-	ES ← byte			
		!addr16, #byte	4	1	-	(addr16) ← byte			
		ES:!addr16, #byte	5	2	-	(ES, addr16) ← byte			
		saddr, #byte	3	1	=	(saddr) ← byte			
		sfr, #byte	3	1	-	$sfr \leftarrow byte$			
	[DE+byte], #byte	3	1	-	(DE+byte) ← byte				
	ES:[DE+byte],#byte	4	2	_	((ES, DE)+byte) ← byte				
		[HL+byte], #byte	3	1	-	(HL+byte) ← byte			
		ES:[HL+byte],#byte	4	2	-	$((ES, HL) + byte) \leftarrow byte$			
		[SP+byte], #byte	3	1	_	(SP+byte) ← byte			
		word[B], #byte	4	1	-	$(B\text{+}word) \leftarrow byte$			
		ES:word[B], #byte	5	2	-	$((ES, B)+word) \leftarrow byte$			
		word[C], #byte	4	1	_	$(C+word) \leftarrow byte$			
		ES:word[C], #byte	5	2	_	$((ES, C)+word) \leftarrow byte$			
		word[BC], #byte	4	1	_	$(BC+word) \leftarrow byte$			
		ES:word[BC], #byte	5	2	_	((ES, BC)+word) ← byte			
		A, r	1	1	-	$A \leftarrow r$			
		r, A Note 3	1	1	-	$r \leftarrow A$			
		A, PSW	2	1	-	$A \leftarrow PSW$			
		PSW, A	2	3	-	$PSW \leftarrow A$	×	×	×
		A, CS	2	1	_	$A \leftarrow CS$			
		CS, A	2	1	_	CS ← A			
		A, ES	2	1	_	$A \leftarrow ES$			
		ES, A	2	1	_	ES ← A			
		A, !addr16	3	1	4	$A \leftarrow (addr16)$			
		A, ES:!addr16	4	2	5	A ← (ES, addr16)			
		!addr16, A	3	1	-	(addr16) ← A			
		ES:!addr16, A	4	2	-	(ES, addr16) ← A			
		A, saddr	2	1	-	A ← (saddr)			
		saddr, A	2	1	-	$(saddr) \leftarrow A$			

Notes 1. Number of CPU clocks (fcLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

- 2. Number of CPU clocks (fclk) when the code flash memory area is accessed, or when the data flash memory area is accessed by an 8-bit instruction.
- 3. Except r = A



Table 5-6. Operation List of RL78-S2 Core (2/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks	F	lag	
Group				Note 1	Note 2		Z	AC	CY
8-bit data	MOV	A, sfr	2	1	_	$A \leftarrow sfr$			
transfer		sfr, A	2	1	_	$sfr \leftarrow A$			
		A, [DE]	1	1	4	$A \leftarrow (DE)$			
		[DE], A	1	1	_	$(DE) \leftarrow A$			
		A, ES:[DE]	2	2	5	$A \leftarrow (ES, DE)$			
		ES:[DE], A	2	2	_	$(ES,DE) \leftarrow A$			
		A, [HL]	1	1	4	$A \leftarrow (HL)$			
		[HL], A	1	1	_	$(HL) \leftarrow A$			
		A, ES:[HL]	2	2	5	$A \leftarrow (ES, HL)$			
	ES:[HL], A	2	2	-	(ES, HL) ← A				
		A, [DE+byte]	2	1	4	$A \leftarrow (DE + byte)$			
		[DE+byte], A	2	1	-	(DE + byte) ← A			
		A, ES:[DE+byte]	3	2	5	$A \leftarrow ((ES, DE) + byte)$			
		ES:[DE+byte], A	3	2	-	$((ES,DE) + byte) \leftarrow A$			
		A, [HL+byte]	2	1	4	A ← (HL + byte)			
		[HL+byte], A	2	1	-	(HL + byte) ← A			
		A, ES:[HL+byte]	3	2	5	$A \leftarrow ((ES, HL) + byte)$			
		ES:[HL+byte], A	3	2	-	$((ES,HL) + byte) \leftarrow A$			
		A, [SP+byte]	2	1	-	$A \leftarrow (SP + byte)$			
		[SP+byte], A	2	1	_	$(SP + byte) \leftarrow A$			
		A, word[B]	3	1	4	$A \leftarrow (B + word)$			
		word[B], A	3	1	_	$(B + word) \leftarrow A$			
		A, ES:word[B]	4	2	5	$A \leftarrow ((ES, B) + word)$			
		ES:word[B], A	4	2	_	$((ES, B) + word) \leftarrow A$			
		A, word[C]	3	1	4	$A \leftarrow (C + word)$			
		word[C], A	3	1	-	$(C + word) \leftarrow A$			
		A, ES:word[C]	4	2	5	$A \leftarrow ((ES, C) + word)$			
		ES:word[C], A	4	2	_	$((ES, C) + word) \leftarrow A$			
		A, word[BC]	3	1	4	$A \leftarrow (BC + word)$			
		word[BC], A	3	1	-	$(BC + word) \leftarrow A$			
		A, ES:word[BC]	4	2	5	$A \leftarrow ((ES, BC) + word)$			
		ES:word[BC], A	4	2	_	$((ES, BC) + word) \leftarrow A$			

2. Number of CPU clocks (fclk) when the code flash memory area is accessed, or when the data flash memory area is accessed by an 8-bit instruction.

Table 5-6. Operation List of RL78-S2 Core (3/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag	
Group				Note 1	Note 2		Z	AC	CY
8-bit data	MOV	A, [HL+B]	2	1	4	$A \leftarrow (HL + B)$			
transfer		[HL+B], A	2	1	-	$(HL + B) \leftarrow A$			
		A, ES:[HL+B]	3	2	5	$A \leftarrow ((ES,HL) + B)$			
		ES:[HL+B], A	3	2	_	$((ES,HL)+B) \leftarrow A$			
		A, [HL+C]	2	1	4	$A \leftarrow (HL + C)$			
		[HL+C], A	2	1	_	$(HL + C) \leftarrow A$			
		A, ES:[HL+C]	3	2	5	$A \leftarrow ((ES,HL) + C)$			
		ES:[HL+C], A	3	2	_	$((ES,HL)+C) \leftarrow A$			
		X, !addr16	3	1	4	$X \leftarrow (addr16)$			
		X, ES:!addr16	4	2	5	$X \leftarrow (ES, addr16)$			
		X, saddr	2	1	_	$X \leftarrow (saddr)$			
		B, !addr16	3	1	4	B ← (addr16)			
		B, ES:!addr16	4	2	5	$B \leftarrow (ES, addr16)$			
		B, saddr	2	1	_	$B \leftarrow (saddr)$			
		C, !addr16	3	1	4	C ← (addr16)			
		C, ES:!addr16	4	2	5	$C \leftarrow (ES, addr16)$			
		C, saddr	2	1	-	$C \leftarrow (saddr)$			
		ES, saddr	3	1	-	ES ← (saddr)			
	хсн	A, r Note 3	1 (r=X) 2 (other than r= X)	1	-	$A \longleftrightarrow r$			
		A, !addr16	4	2	-	$A \longleftrightarrow (addr16)$			
		A, ES:!addr16	5	3	-	$A \longleftrightarrow (ES, addr16)$			
		A, saddr	3	2	-	$A \longleftrightarrow (saddr)$			
		A, sfr	3	2	-	$A \longleftrightarrow sfr$			
		A, [DE]	2	2	_	$A \longleftrightarrow (DE)$			
		A, ES:[DE]	3	3	_	$A \longleftrightarrow (ES,DE)$			
		A, [HL]	2	2	_	$A \longleftrightarrow (HL)$			
		A, ES:[HL]	3	3	_	$A \longleftrightarrow (ES, HL)$			
		A, [DE+byte]	3	2	_	$A \longleftrightarrow (DE + byte)$			
		A, ES:[DE+byte]	4	3	_	$A \longleftrightarrow ((ES, DE) + byte)$			
		A, [HL+byte]	3	2	_	A ←→ (HL + byte)			
		A, ES:[HL+byte]	4	3	-	$A \longleftrightarrow ((ES, HL) + byte)$			

- 2. Number of CPU clocks (fclk) when the code flash memory area is accessed, or when the data flash memory area is accessed by an 8-bit instruction.
- 3. Except r = A



Table 5-6. Operation List of RL78-S2 Core (4/17)

Instruction	Mnemonic	Operands	Bytes	Clocks		Clocks	Flag		
Group				Note 1	Note 2		Z	AC CY	
8-bit data	XCH	A, [HL+B]	2	2	_	$A \longleftrightarrow (HL \mathord{+} B)$			
transfer		A, ES:[HL+B]	3	3	-	$A \longleftrightarrow ((ES,HL)\!+\!B)$			
		A, [HL+C]	2	2	_	$A \longleftrightarrow (HL \mathord{+} C)$			
		A, ES:[HL+C]	3	3	_	$A \longleftrightarrow ((ES,HL) {+} C)$			
	ONEB	Α	1	1	_	A ← 01H			
		X	1	1	_	X ← 01H			
		В	1	1	_	B ← 01H			
		С	1	1	_	C ← 01H			
		!addr16	3	1	_	(addr16) ← 01H			
		ES:!addr16	4	2	_	(ES, addr16) ← 01H			
		saddr	2	1	_	(saddr) ← 01H			
	CLRB	Α	1	1	_	A ← 00H			
		Х	1	1	_	X ← 00H			
		В	1	1	_	B ← 00H			
		С	1	1	_	C ← 00H			
		!addr16	3	1	_	(addr16) ← 00H			
		ES:!addr16	4	2	_	$(ES, addr16) \leftarrow 00H$			
		saddr	2	1	-	(saddr) ← 00H			
	MOVS	[HL+byte], X	3	1	-	$(HL+byte) \leftarrow X$	×	×	
		ES:[HL+byte], X	4	2	-	$(ES, HL+byte) \leftarrow X$	×	×	
16-bit	MOVW	rp, #word	3	1	_	$rp \leftarrow word$			
data transfer		saddrp, #word	4	1	_	(saddrp) ← word			
transier		sfrp, #word	4	1	_	$sfrp \leftarrow word$			
		AX, rp Note 3	1	1	_	$AX \leftarrow rp$			
		rp, AX Note 3	1	1	_	$rp \leftarrow AX$			
		AX, !addr16	3	1	4	AX ← (addr16)			
		!addr16, AX	3	1	-	$(addr16) \leftarrow AX$			
		AX, ES:!addr16	4	2	5	$AX \leftarrow (ES, addr16)$			
		ES:!addr16, AX	4	2	_	(ES, addr16) ← AX			
		AX, saddrp	2	1	_	$AX \leftarrow (saddrp)$			
		saddrp, AX	2	1	_	$(saddrp) \leftarrow AX$			
		AX, sfrp	2	1	_	$AX \leftarrow sfrp$			
	Number	sfrp, AX	2	1	_	sfrp ← AX			

- 2. Number of CPU clocks (fclk) when the code flash memory area is accessed, or when the data flash memory area is accessed by an 8-bit instruction.
- 3. Except rp = AX



Table 5-6. Operation List of RL78-S2 Core (5/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks	Fi	lag
Group				Note 1	Note 2		Z A	C CY
16-bit	MOVW	AX, [DE]	1	1	4	$AX \leftarrow (DE)$		
data transfer		[DE], AX	1	1	-	$(DE) \leftarrow AX$		
transier		AX, ES:[DE]	2	2	5	$AX \leftarrow (ES, DE)$		
		ES:[DE], AX	2	2	1	$(ES,DE) \leftarrow AX$		
		AX, [HL]	1	1	4	$AX \leftarrow (HL)$		
		[HL], AX	1	1	-	$(HL) \leftarrow AX$		
		AX, ES:[HL]	2	2	5	$AX \leftarrow (ES, HL)$		
		ES:[HL], AX	2	2	1	$(ES,HL) \leftarrow AX$		
		AX, [DE+byte]	2	1	4	$AX \leftarrow (DE\text{+byte})$		
		[DE+byte], AX	2	1	=	(DE+byte) ← AX		
		AX, ES:[DE+byte]	3	2	5	$AX \leftarrow ((ES,DE) + byte)$		
		ES:[DE+byte], AX	3	2		((ES, DE) + byte) ← AX		
		AX, [HL+byte]	2	1	4	AX ← (HL + byte)		
		[HL+byte], AX	2	1	=	(HL + byte) ← AX		
		AX, ES:[HL+byte]	3	2	5	$AX \leftarrow ((ES,HL) + byte)$		
		ES:[HL+byte], AX	3	2	=	$((ES,HL) + byte) \leftarrow AX$		
		AX, [SP+byte]	2	1	1	$AX \leftarrow (SP + byte)$		
		[SP+byte], AX	2	1	1	(SP + byte) ← AX		
		AX, word[B]	3	1	4	$AX \leftarrow (B + word)$		
		word[B], AX	3	1	=	$(B+word) \leftarrow AX$		
		AX, ES:word[B]	4	2	5	$AX \leftarrow ((ES,B) + word)$		
		ES:word[B], AX	4	2	1	$((ES,B)+word) \leftarrow AX$		
		AX, word[C]	3	1	4	$AX \leftarrow (C + word)$		
		word[C], AX	3	1	=	$(C + word) \leftarrow AX$		
		AX, ES:word[C]	4	2	5	$AX \leftarrow ((ES,C)+word)$		
		ES:word[C], AX	4	2	-	$((ES, C) + word) \leftarrow AX$		
		AX, word[BC]	3	1	4	$AX \leftarrow (BC + word)$		
		word[BC], AX	3	1	_	$(BC + word) \leftarrow AX$		
		AX, ES:word[BC]	4	2	5	$AX \leftarrow ((ES, BC) + word)$		
		ES:word[BC], AX	4	2	-	$((ES, BC) + word) \leftarrow AX$		

^{2.} Number of CPU clocks (fclk) when the code flash memory area is accessed, or when the data flash memory area is accessed by an 8-bit instruction.

Table 5-6. Operation List of RL78-S2 Core (6/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag		
Group				Note 1	Note 2		Z	AC	CY	
16-bit	MOVW	BC, !addr16	3	1	4	BC ← (addr16)				
data		BC, ES:!addr16	4	2	5	BC ← (ES, addr16)				
transfer		DE, !addr16	3	1	4	DE ← (addr16)				
		DE, ES:!addr16	4	2	5	DE ← (ES, addr16)				
		HL, !addr16	3	1	4	HL ← (addr16)				
		HL, ES:!addr16	4	2	5	HL ← (ES, addr16)				
		BC, saddrp	2	1	-	BC ← (saddrp)				
		DE, saddrp	2	1	_	$DE \leftarrow (saddrp)$				
		HL, saddrp	2	1	_	HL ← (saddrp)				
	XCHW	AX, rp Note 3	1	1	_	$AX \longleftrightarrow rp$				
	ONEW	AX	1	1	_	AX ← 0001H				
		BC	1	1	_	BC ← 0001H				
	CLRW	AX	1	1	_	AX ← 0000H				
		BC	1	1	_	BC ← 0000H				
8-bit	ADD	A, #byte	2	1	=	$A,CY \leftarrow A + byte$	×	×	×	
operation		saddr, #byte	3	2	=	$(saddr),CY \leftarrow (saddr) + byte$	×	×	×	
		A, r	2	1	=	$A,CY \leftarrow A + r$	×	×	×	
		r, A	2	1	=	$r,CY\leftarrow r+A$	×	×	×	
		A, !addr16	3	1	4	$A, CY \leftarrow A + (addr16)$	×	×	×	
		A, ES:!addr16	4	2	5	$A,CY \leftarrow A + (ES,addr16)$	×	×	×	
		A, saddr	2	1	_	$A,CY \leftarrow A + (saddr)$	×	×	×	
		A, [HL]	1	1	4	$A,CY \leftarrow A+\;(HL)$	×	×	×	
		A, ES:[HL]	2	2	5	$A,CY \leftarrow A + (ES,HL)$	×	×	×	
		A, [HL+byte]	2	1	4	$A, CY \leftarrow A + (HL+byte)$	×	×	×	
		A, ES:[HL+byte]	3	2	5	$A,CY \leftarrow A + ((ES,HL) + byte)$	×	×	×	
		A, [HL+B]	2	1	4	$A,CY \leftarrow A + (HL + B)$	×	×	×	
		A, ES:[HL+B]	3	2	5	$A,CY \leftarrow A+((ES,HL)+B)$	×	×	×	
		A, [HL+C]	2	1	4	$A,CY \leftarrow A + (HL + C)$	×	×	×	
		A, ES:[HL+C]	3	2	5	$A,CY \leftarrow A + ((ES,HL) + C)$	×	×	×	

- 3. Except rp = AX
- 4. Except r = A



^{2.} Number of CPU clocks (fclk) when the code flash memory area is accessed, or when the data flash memory area is accessed by an 8-bit instruction.

Table 5-6. Operation List of RL78-S2 Core (7/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks	Fla		ag	
Group				Note 1	Note 2		Z	AC	CY	
8-bit	ADDC	A, #byte	2	1	_	$A,CY \leftarrow A \text{+byte+CY}$	×	×	×	
operation		saddr, #byte	3	2	_	(saddr), $CY \leftarrow$ (saddr) +byte+ CY	×	×	×	
		A, r	2	1	_	$A,CY \leftarrow A + r + CY$	×	×	×	
		r, A	2	1	_	$r,CY \leftarrow r + A + CY$	×	×	×	
		A, !addr16	3	1	4	A, $CY \leftarrow A + (addr16)+CY$	×	×	×	
		A, ES:!addr16	4	2	5	$A,CY \leftarrow A + (ES,addr16) + CY$	×	×	×	
		A, saddr	2	1	_	$A,CY \leftarrow A + (saddr) + CY$	×	×	×	
		A, [HL]	1	1	4	$A,CY \leftarrow A +(HL) + CY$	×	×	×	
		A, ES:[HL]	2	2	5	$A,CY \leftarrow A + (ES,HL) + CY$	×	×	×	
		A, [HL+byte]	2	1	4	A, CY ← A+ (HL+byte) + CY	×	×	×	
		A, ES:[HL+byte]	3	2	5	$A,CY \leftarrow A + ((ES,HL) + byte) + CY$	×	×	×	
		A, [HL+B]	2	1	4	$A,CY \leftarrow A+\;(HL+B)\;+CY$	×	×	×	
		A, ES:[HL+B]	3	2	5	$A,CY \leftarrow A + ((ES, HL) + B) + CY$	×	×	×	
		A, [HL+C]	2	1	4	$A,CY \leftarrow A+\;(HL+C) + CY$	×	×	×	
		A, ES:[HL+C]	3	2	5	$A,CY \leftarrow A + ((ES,HL) + C) + CY$	×	×	×	
	SUB	A, #byte	2	1	-	$A,CY \leftarrow A-byte$	×	×	×	
		saddr, #byte	3	2	-	(saddr), $CY \leftarrow (saddr) - byte$	×	×	×	
		A, r	2	1	-	$A,CY \leftarrow A - r$	×	×	×	
		r, A	2	1	-	$r, CY \leftarrow r - A$	×	×	×	
		A, !addr16	3	1	4	A, CY ← A − (addr16)	×	×	×	
		A, ES:!addr16	4	2	5	$A,CY \leftarrow A - (ES,addr16)$	×	×	×	
		A, saddr	2	1	_	$A,CY \leftarrow A - (saddr)$	×	×	×	
		A, [HL]	1	1	4	$A,CY \leftarrow A - (HL)$	×	×	×	
		A, ES:[HL]	2	2	5	$A,CY \leftarrow A - (ES,HL)$	×	×	×	
		A, [HL+byte]	2	1	4	A, CY ← A − (HL+byte)	×	×	×	
		A, ES:[HL+byte]	3	2	5	$A,CY \leftarrow A - ((ES,HL) + byte)$	×	×	×	
		A, [HL+B]	2	1	4	$A,CY \leftarrow A - (HL + B)$	×	×	×	
		A, ES:[HL+B]	3	2	5	$A,CY \leftarrow A - ((ES, HL) + B)$	×	×	×	
		A, [HL+C]	2	1	4	$A, CY \leftarrow A - (HL+C)$	×	×	×	
		A, ES:[HL+C]	3	2	5	$A,CY \leftarrow A - ((ES, HL)+C)$	×	×	×	

^{2.} Number of CPU clocks (fclk) when the code flash memory area is accessed, or when the data flash memory area is accessed by an 8-bit instruction.

^{3.} Except r = A

Table 5-6. Operation List of RL78-S2 Core (8/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks)	
Group				Note 1	Note 2		Z	AC	CY
8-bit	SUBC	A, #byte	2	1	_	$A,CY \leftarrow A-byte-CY$	×	×	×
operation		saddr, #byte	3	2	_	(saddr), CY ← (saddr) – byte – CY	×	×	×
		A, r	2	1	_	$A, CY \leftarrow A - r - CY$	×	×	×
		r, A	2	1	_	$r, CY \leftarrow r - A - CY$	×	×	×
		A, !addr16	3	1	4	A, CY ← A − (addr16) − CY	×	×	×
		A, ES:!addr16	4	2	5	A, CY ← A − (ES, addr16) − CY	×	×	×
		A, saddr	2	1	_	A, CY ← A − (saddr) − CY	×	×	×
		A, [HL]	1	1	4	$A, CY \leftarrow A - (HL) - CY$	×	×	×
		A, ES:[HL]	2	2	5	$A,CY \leftarrow A - (ES, HL) - CY$	×	×	×
		A, [HL+byte]	2	1	4	A, CY ← A − (HL+byte) − CY	×	×	×
		A, ES:[HL+byte]	3	2	5	$A,CY \leftarrow A - ((ES, HL)+byte) - CY$	×	×	×
		A, [HL+B]	2	1	4	A, CY ← A − (HL+B) − CY	×	×	×
		A, ES:[HL+B]	3	2	5	$A,CY \leftarrow A - ((ES, HL)+B) - CY$	×	×	×
		A, [HL+C]	2	1	4	$A, CY \leftarrow A - (HL+C) - CY$	×	×	×
		A, ES:[HL+C]	3	2	5	$A, CY \leftarrow A - ((ES:HL)+C) - CY$	×	×	×
	AND	A, #byte	2	1	_	$A \leftarrow A \wedge byte$	×		
		saddr, #byte	3	2	-	$(saddr) \leftarrow (saddr) \land byte$	×		
		A, r	2	1	-	$A \leftarrow A \wedge r$	×		
		r, A	2	1	-	$R \leftarrow r \wedge A$	×		
		A, !addr16	3	1	4	$A \leftarrow A \land (addr16)$	×		
		A, ES:!addr16	4	2	5	$A \leftarrow A \land (ES:addr16)$	×		
		A, saddr	2	1	-	$A \leftarrow A \land (saddr)$	×		
		A, [HL]	1	1	4	$A \leftarrow A \wedge (HL)$	×		
		A, ES:[HL]	2	2	5	$A \leftarrow A \wedge (ES:HL)$	×		
		A, [HL+byte]	2	1	4	$A \leftarrow A \wedge (HL+byte)$	×		
		A, ES:[HL+byte]	3	2	5	$A \leftarrow A \wedge ((ES:HL)+byte)$	×		
		A, [HL+B]	2	1	4	$A \leftarrow A \wedge (HL+B)$	×		
		A, ES:[HL+B]	3	2	5	$A \leftarrow A \wedge ((ES:HL)+B)$	×		
		A, [HL+C]	2	1	4	$A \leftarrow A \wedge (HL+C)$	×		
		A, ES:[HL+C]	3	2	5	$A \leftarrow A \wedge ((ES:HL)+C)$	×		

^{2.} Number of CPU clocks (fclk) when the code flash memory area is accessed, or when the data flash memory area is accessed by an 8-bit instruction.

^{3.} Except r = A

Table 5-6. Operation List of RL78-S2 Core (9/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks	Flag
Group				Note 1	Note 2		Z AC CY
8-bit	OR	A, #byte	2	1	_	$A \leftarrow A \lor byte$	×
operation		saddr, #byte	3	2	_	$(saddr) \leftarrow (saddr) \!\!\vee\! byte$	×
		A, r	2	1	_	$A \leftarrow A \lor r$	×
		r, A	2	1	_	$r \leftarrow r \lor A$	×
		A, !addr16	3	1	4	$A \leftarrow A \lor (addr16)$	×
		A, ES:!addr16	4	2	5	$A \leftarrow A \lor (ES:addr16)$	×
		A, saddr	2	1	_	$A \leftarrow A \lor (saddr)$	×
		A, [HL]	1	1	4	$A \leftarrow A \mathord{\vee} (H)$	×
		A, ES:[HL]	2	2	5	$A \leftarrow A \mathord{\vee} (ES \mathord{:} HL)$	×
		A, [HL+byte]	2	1	4	$A \leftarrow A \lor (HL+byte)$	×
		A, ES:[HL+byte]	3	2	5	$A \leftarrow A \lor ((ES:HL) + byte)$	×
		A, [HL+B]	2	1	4	$A \leftarrow A \lor (HL + B)$	×
		A, ES:[HL+B]	3	2	5	$A \leftarrow A \lor ((ES:HL) + B)$	×
		A, [HL+C]	2	1	4	$A \leftarrow A \lor (HL + C)$	×
		A, ES:[HL+C]	3	2	5	$A \leftarrow A \lor ((ES:HL) + C)$	×
	XOR	A, #byte	2	1	_	A ← A y byte	×
		saddr, #byte	3	2	_	(saddr) ← (saddr) ∨ byte	×
		A, r	2	1	_	A ← A ⊬ r	×
		r, A	2	1	_	$r \leftarrow r + A$	×
		A, !addr16	3	1	4	A ← A ∨ (addr16)	×
		A, ES:!addr16	4	2	5	A ← A ∨ (ES:addr16)	×
		A, saddr	2	1	_	A ← A ⊬(saddr)	×
		A, [HL]	1	1	4	$A \leftarrow A + (HL)$	×
		A, ES:[HL]	2	2	5	A ← A ∨ (ES:HL)	×
		A, [HL+byte]	2	1	4	A ← A (HL+byte)	×
		A, ES:[HL+byte]	3	2	5	$A \leftarrow A + ((ES:HL) + byte)$	×
		A, [HL+B]	2	1	4	$A \leftarrow A + (HL + B)$	×
		A, ES:[HL+B]	3	2	5	$A \leftarrow A + ((ES:HL) + B)$	×
		A, [HL+C]	2	1	4	$A \leftarrow A + (HL + C)$	×
		A, ES:[HL+C]	3	2	5	$A \leftarrow A + ((ES:HL) + C)$	×

^{2.} Number of CPU clocks (fclk) when the code flash memory area is accessed, or when the data flash memory area is accessed by an 8-bit instruction.

^{3.} Except r = A

Table 5-6. Operation List of RL78-S2 Core (10/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag)
Group				Note 1	Note 2		Z	AC	CY
8-bit	CMP	A, #byte	2	1	_	A – byte	×	×	×
operation		!addr16, #byte	4	1	4	(addr16) – byte	×	×	×
		ES:!addr16, #byte	5	2	5	(ES:addr16) – byte	×	×	×
		saddr, #byte	3	1	_	(saddr) - byte	×	×	×
		A, r	2	1	-	A – r	×	×	×
		r, A	2	1		r – A	×	×	×
		A, !addr16	3	1	4	A – (addr16)	×	×	×
		A, ES:!addr16	4	2	5	A – (ES:addr16)	×	×	×
		A, saddr	2	1	-	A – (saddr)	×	×	×
		A, [HL]	1	1	4	A – (HL)	×	×	×
		A, ES:[HL]	2	2	5	A – (ES:HL)	×	×	×
		A, [HL+byte]	2	1	4	A – (HL+byte)	×	×	×
		A, ES:[HL+byte]	3	2	5	A – ((ES:HL)+byte)	×	×	×
		A, [HL+B]	2	1	4	A – (HL+B)	×	×	×
		A, ES:[HL+B]	3	2	5	A – ((ES:HL)+B)	×	×	×
		A, [HL+C]	2	1	4	A – (HL+C)	×	×	×
		A, ES:[HL+C]	3	2	5	A – ((ES:HL)+C)	×	×	×
	CMP0	Α	1	1	-	A – 00H	×	0	0
		X	1	1	-	X – 00H	×	0	0
		В	1	1	-	B – 00H	×	0	0
		С	1	1	-	C – 00H	×	0	0
		!addr16	3	1	4	(addr16) – 00H	×	0	0
		ES:!addr16	4	2	5	(ES:addr16) – 00H	×	0	0
		saddr	2	1	_	(saddr) - 00H	×	0	0
	CMPS	X, [HL+byte]	3	1	4	X – (HL+byte)	×	×	×
	<u> </u>	X, ES:[HL+byte]	4	2	5	X – ((ES:HL)+byte)	×	×	×

^{2.} Number of CPU clocks (fclk) when the code flash memory area is accessed, or when the data flash memory area is accessed by an 8-bit instruction.

^{3.} Except r = A

Table 5-6. Operation List of RL78-S2 Core (11/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flaç	J
Group				Note 1	Note 2		Z	AC	CY
16-bit	ADDW	AX, #word	3	1	-	$AX, CY \leftarrow AX+word$	×	×	×
operation		AX, AX	1	1	-	$AX, CY \leftarrow AX + AX$	×	×	×
		AX, BC	1	1	-	$AX, CY \leftarrow AX+BC$	×	×	×
		AX, DE	1	1	_	AX, CY ← AX+DE	×	×	×
		AX, HL	1	1	-	$AX,CY \leftarrow AX\text{+}HL$	×	×	×
		AX, !addr16	3	1	4	AX, CY ← AX+(addr16)	×	×	×
		AX, ES:!addr16	4	2	5	AX, CY ← AX+(ES:addr16)	×	×	×
		AX, saddrp	2	1	-	AX, CY ← AX+(saddrp)	×	×	×
		AX, [HL+byte]	3	1	4	AX, CY ← AX+(HL+byte)	×	×	×
		AX, ES: [HL+byte]	4	2	5	AX, CY ← AX+((ES:HL)+byte)	×	×	×
	SUBW	AX, #word	3	1	_	$AX, CY \leftarrow AX - word$	×	×	×
		AX, BC	1	1	_	$AX, CY \leftarrow AX - BC$	×	×	×
		AX, DE	1	1	_	$AX, CY \leftarrow AX - DE$	×	×	×
		AX, HL	1	1	_	$AX, CY \leftarrow AX - HL$	×	×	×
		AX, !addr16	3	1	4	AX, CY ← AX − (addr16)	×	×	×
		AX, ES:!addr16	4	2	5	AX, CY ← AX − (ES:addr16)	×	×	×
		AX, saddrp	2	1	_	$AX, CY \leftarrow AX - (saddrp)$	×	×	×
		AX, [HL+byte]	3	1	4	AX, CY ← AX − (HL+byte)	×	×	×
		AX, ES: [HL+byte]	4	2	5	$AX, CY \leftarrow AX - ((ES:HL)+byte)$	×	×	×
	CMPW	AX, #word	3	1	-	AX – word	×	×	×
		AX, BC	1	1	_	AX – BC	×	×	×
		AX, DE	1	1	_	AX – DE	×	×	×
		AX, HL	1	1	-	AX – HL	×	×	×
		AX, !addr16	3	1	4	AX – (addr16)	×	×	×
		AX, ES:!addr16	4	2	5	AX - (ES:addr16)	×	×	×
		AX, saddrp	2	1	-	AX – (saddrp)	×	×	×
		AX, [HL+byte]	3	1	4	AX – (HL+byte)	×	×	×
		AX, ES: [HL+byte]	4	2	5	AX – ((ES:HL)+byte)	×	×	×
Multiply	MULU	Х	1	1	_	$AX \leftarrow A{\times}X$			

^{2.} Number of CPU clocks (fclk) when the code flash memory area is accessed, or when the data flash memory area is accessed by an 8-bit instruction.

Table 5-6. Operation List of RL78-S2 Core (12/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag
Group				Note 1	Note 2		Z	AC CY
Increment/	INC	r	1	1	_	r ← r+1	×	×
decrement		!addr16	3	2	-	$(addr16) \leftarrow (addr16)+1$	×	×
		ES:!addr16	4	3	-	(ES, addr16) \leftarrow (ES, addr16)+1	×	×
		saddr	2	2	-	$(saddr) \leftarrow (saddr) + 1$	×	×
		[HL+byte]	3	2		(HL+byte) ← (HL+byte)+1	×	×
		ES: [HL+byte]	4	3	=	$((ES:HL) + byte) \leftarrow ((ES:HL) + byte) + 1$	×	×
	DEC	r	1	1		$r \leftarrow r - 1$	×	×
		!addr16	3	2	-	$(addr16) \leftarrow (addr16) - 1$	×	×
		ES:!addr16	4	3	-	(ES, addr16) \leftarrow (ES, addr16) -1	×	×
		saddr	2	2	-	$(\text{saddr}) \leftarrow (\text{saddr}) - 1$	×	×
		[HL+byte]	3	2	-	$(HL+byte) \leftarrow (HL+byte) - 1$	×	×
		ES: [HL+byte]	4	3	_	$((ES:HL)+byte) \leftarrow ((ES:HL)+byte) - 1$	×	×
	INCW	rp	1	1	_	rp ← rp+1		
		!addr16	3	2	_	(addr16) ← (addr16)+1		
		ES:!addr16	4	3	_	(ES, addr16) ← (ES, addr16)+1		
		saddrp	2	2	_	$(saddrp) \leftarrow (saddrp)+1$		
		[HL+byte]	3	2	_	(HL+byte) ← (HL+byte)+1		
		ES: [HL+byte]	4	3	_	$((ES:HL) + byte) \leftarrow ((ES:HL) + byte) + 1$		
	DECW	rp	1	1	_	$rp \leftarrow rp - 1$		
		!addr16	3	2	_	$(addr16) \leftarrow (addr16) - 1$		
		ES:!addr16	4	3	_	(ES, addr16) \leftarrow (ES, addr16) $-$ 1		
		saddrp	2	2	_	$(saddrp) \leftarrow (saddrp) - 1$		
		[HL+byte]	3	2	_	$(\text{HL+byte}) \leftarrow (\text{HL+byte}) - 1$		
		ES: [HL+byte]	4	3	_	$((ES:HL) + byte) \leftarrow ((ES:HL) + byte) - 1$		
Shift	SHR	A, cnt	2	1		$(CY \leftarrow A_0, A_{m\text{-}1} \leftarrow A_{m_{\underline{}}} A_7 \leftarrow 0) \times cnt$		×
	SHRW	AX, cnt	2	1	-	$(CY \leftarrow AX_0, AX_{m\cdot 1} \leftarrow AX_m, AX_{15} \leftarrow 0) \times cnt$		×
	SHL	A, cnt	2	1	-	$(CY \leftarrow A_7, A_m \leftarrow A_{m\text{-}1}, A_0 \leftarrow 0) \times cnt$		×
		B, cnt	2	1	-	$(CY \leftarrow B_7, B_m \leftarrow B_{m1}, B_0 \leftarrow 0) \times cnt$		×
		C, cnt	2	1	-	$(CY \leftarrow C_7, C_m \leftarrow C_{m\text{-}1}, C_0 \leftarrow 0) \times cnt$		×
	SHLW	AX, cnt	2	1	-	$(CY \leftarrow AX_{15}, AX_m \leftarrow AX_{m\text{-}1}, AX_0 \leftarrow 0) \times cnt$		×
		BC, cnt	2	1	_	$(CY \leftarrow BC_{15},BC_m \leftarrow BC_{m1},BC_0 \leftarrow 0) \times cnt$		×
	SAR	A, cnt	2	1	_	$(CY \leftarrow A_0, A_{m\text{-}1} \leftarrow A_m, A_7 \leftarrow A_7) \times cnt$		×
	SARW	AX, cnt	2	1	_	$(CY \leftarrow AX_0, AX_{m\text{-}1} \leftarrow AX_m, AX_{15} \leftarrow AX_{15}) \times cnt$		×

Remarks 1. This number of clocks is for when the program is in the internal ROM (flash memory) area. When fetching an instruction from the internal RAM area, the number of clocks is twice the number of clocks plus 3, maximum.

2. cnt indicates the bit shift count.

^{2.} Number of CPU clocks (fclk) when the code flash memory area is accessed, or when the data flash memory area is accessed by an 8-bit instruction.

Table 5-6. Operation List of RL78-S2 Core (13/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag	
Group				Note 1	Note 2		Z	AC (CY
Rotate	ROR	A, 1	2	1	_	$(CY,A_7\!\leftarrow A_0,A_{m\text{-}1}\!\leftarrow A_m)\!\!\times\!\!1$			×
	ROL	A, 1	2	1	_	$(CY,A_0 \leftarrow A_7,A_{m+1} \leftarrow A_m) \times 1$			×
	RORC	A, 1	2	1	-	$(CY \leftarrow A_0, A_7 \leftarrow CY, A_{m\text{-}1} \leftarrow A_m) \times 1$			×
	ROLC	A, 1	2	1	_	$(CY \leftarrow A_7, A_0 \leftarrow CY, A_{m+1} \leftarrow A_m) \times 1$			×
	ROLWC	AX,1	2	1	_	$(CY \leftarrow AX_{15}, AX_0 \leftarrow CY, AX_{m+1} \leftarrow AX_m) \times 1$			×
		BC,1	2	1	_	$(CY \leftarrow BC_{15},BC_0 \leftarrow CY,BC_{m+1} \leftarrow BC_m) \times 1$			×
Bit	MOV1	CY, A.bit	2	1	=	CY ← A.bit			×
manipulate		A.bit, CY	2	1	-	$A.bit \leftarrow CY$			
		CY, PSW.bit	3	1	-	$CY \leftarrow PSW.bit$			×
		PSW.bit, CY	3	4	-	$PSW.bit \leftarrow CY$	×	×	
		CY, saddr.bit	3	1	-	$CY \leftarrow (saddr).bit$			×
		saddr.bit, CY	3	2	_	$(saddr).bit \leftarrow CY$			
		CY, sfr.bit	3	1	_	$CY \leftarrow sfr.bit$			×
		sfr.bit, CY	3	2	_	$sfr.bit \leftarrow CY$			
		CY,[HL].bit	2	1	4	$CY \leftarrow (HL).bit$			×
		[HL].bit, CY	2	2	_	$(HL).bit \leftarrow CY$			
		CY, ES:[HL].bit	3	2	5	CY ← (ES, HL).bit			×
		ES:[HL].bit, CY	3	3	_	(ES, HL).bit \leftarrow CY			
	AND1	CY, A.bit	2	1	_	$CY \leftarrow CY \land A.bit$			×
		CY, PSW.bit	3	1	-	$CY \leftarrow CY \land PSW.bit$			×
		CY, saddr.bit	3	1	_	$CY \leftarrow CY \wedge (saddr).bit$			×
		CY, sfr.bit	3	1	-	$CY \leftarrow CY \wedge sfr.bit$			×
		CY,[HL].bit	2	1	4	$CY \leftarrow CY \land (HL).bit$			×
		CY, ES:[HL].bit	3	2	5	$CY \leftarrow CY \wedge (ES, HL).bit$			×
	OR1	CY, A.bit	2	1	_	$CY \leftarrow CY \lor A.bit$			×
		CY, PSW.bit	3	1	_	$CYX \leftarrow CY \lor PSW.bit$			×
		CY, saddr.bit	3	1	_	$CY \leftarrow CY \lor (saddr).bit$			×
		CY, sfr.bit	3	1	_	$CY \leftarrow CY \lor sfr.bit$			×
		CY, [HL].bit	2	1	4	$CY \leftarrow CY \lor (HL).bit$			×
		CY, ES:[HL].bit	3	2	5	$CY \leftarrow CY \lor (ES, HL).bit$			×

^{2.} Number of CPU clocks (fclk) when the code flash memory area is accessed, or when the data flash memory area is accessed by an 8-bit instruction.

Table 5-6. Operation List of RL78-S2 Core (14/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks	L	Flag	
Group				Note 1	Note 2		Z	AC	CY
Bit	XOR1	CY, A.bit	2	1	-	CY ← CY ¥ A.bit			×
manipulate		CY, PSW.bit	3	1	-	$CY \leftarrow CY \neq PSW.bit$			×
		CY, saddr.bit	3	1	-	$CY \leftarrow CY \neq (saddr).bit$			×
		CY, sfr.bit	3	1	-	$CY \leftarrow CY \neq sfr.bit$			×
		CY, [HL].bit	2	1	4	$CY \leftarrow CY \neq (HL).bit$			×
		CY, ES:[HL].bit	3	2	5	CY ← CY ← (ES, HL).bit			×
	SET1	A.bit	2	1	-	A.bit ← 1			
		PSW.bit	3	4	_	PSW.bit ← 1	×	×	×
		!addr16.bit	4	2	_	(addr16).bit ← 1			
		ES:!addr16.bit	5	3	_	(ES, addr16).bit ← 1			
		saddr.bit	3	2	-	(saddr).bit ← 1			
		sfr.bit	3	2	-	sfr.bit ← 1			
		[HL].bit	2	2	-	(HL).bit ← 1			
		ES:[HL].bit	3	3	-	(ES, HL).bit ← 1			
	CLR1	A.bit	2	1	-	A.bit ← 0			
		PSW.bit	3	4	-	PSW.bit ← 0	×	×	×
		!addr16.bit	4	2	-	(addr16).bit ← 0			
		ES:!addr16.bit	5	3	-	(ES, addr16).bit \leftarrow 0			
		saddr.bit	3	2	-	(saddr.bit) ← 0			
		sfr.bit	3	2	_	sfr.bit ← 0			
		[HL].bit	2	2	_	(HL).bit ← 0			
		ES:[HL].bit	3	3	_	(ES, HL).bit ← 0			
	SET1	CY	2	1	_	CY ← 1			1
	CLR1	CY	2	1	_	CY ← 0			0
	NOT1	CY	2	1	-	$CY \leftarrow \overline{CY}$			×

^{2.} Number of CPU clocks (fcLk) when the code flash memory area is accessed, or when the data flash memory area is accessed by an 8-bit instruction.

Table 5-6. Operation List of RL78-S2 Core (15/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag]
Group				Note 1	Note 2		Z	AC	CY
Call/ return	CALL	rp	2	3	_	$\begin{split} &(SP-2) \leftarrow (PC+2)s,(SP-3) \leftarrow (PC+2)H,\\ &(SP-4) \leftarrow (PC+2)L,PC \leftarrow CS,rp,\\ &SP \leftarrow SP-4 \end{split}$			
		\$!addr20	3	3	_	$(SP-2) \leftarrow (PC+3)s, (SP-3) \leftarrow (PC+3)H,$ $(SP-4) \leftarrow (PC+3)L, PC \leftarrow PC+3+jdisp16,$ $SP \leftarrow SP-4$			
		laddr16	3	3	_	$(SP-2) \leftarrow (PC+3)s, (SP-3) \leftarrow (PC+3)H,$ $(SP-4) \leftarrow (PC+3)L, PC \leftarrow 0000, addr16,$ $SP \leftarrow SP-4$			
		!!addr20	4	3	_	$\begin{split} &(SP-2) \leftarrow (PC+4)_S, (SP-3) \leftarrow (PC+4)_H, \\ &(SP-4) \leftarrow (PC+4)_L, PC \leftarrow addr20, \\ &SP \leftarrow SP-4 \end{split}$			
	CALLT	[addr5]	2	5	-	$(SP-2) \leftarrow (PC+2)s, (SP-3) \leftarrow (PC+2)H,$ $(SP-4) \leftarrow (PC+2)L, PCs \leftarrow 0000,$ $PCH \leftarrow (0000, addr5+1),$ $PCL \leftarrow (0000, addr5),$ $SP \leftarrow SP-4$			
	BRK	-	2	5	-	$(SP-1) \leftarrow PSW, (SP-2) \leftarrow (PC+2)s,$ $(SP-3) \leftarrow (PC+2)H, (SP-4) \leftarrow (PC+2)L,$ $PCs \leftarrow 0000,$ $PCH \leftarrow (0007FH), PCL \leftarrow (0007EH),$ $SP \leftarrow SP-4, IE \leftarrow 0$			
	RET	-	1	6	_	$PCL \leftarrow (SP), PCH \leftarrow (SP+1),$ $PCs \leftarrow (SP+2), SP \leftarrow SP+4$			
F	RETI	-	2	6	_	$\begin{aligned} & PC_L \leftarrow (SP), \ PC_H \leftarrow (SP+1), \\ & PC_S \leftarrow (SP+2), \ PSW \leftarrow (SP+3), \\ & SP \leftarrow SP+4 \end{aligned}$	R	R	R
	RETB	-	2	6	_	$\begin{aligned} & PC_L \leftarrow (SP), \ PC_H \leftarrow (SP+1), \\ & PC_S \leftarrow (SP+2), \ PSW \leftarrow (SP+3), \\ & SP \leftarrow SP+4 \end{aligned}$	R	R	R

Notes 1. Number of CPU clocks (fcl.k) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

^{2.} Number of CPU clocks (fclk) when the code flash memory area is accessed, or when the data flash memory area is accessed by an 8-bit instruction.

Table 5-6. Operation List of RL78-S2 Core (16/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag	
Group				Note 1	Note 2		Z	AC	CY
Stack manipulate	PUSH	PSW	2	1	_	$(SP - 1) \leftarrow PSW, (SP - 2) \leftarrow 00H,$ $SP \leftarrow SP-2$			
		rp	1	1	-	$(SP-1) \leftarrow rp_H, (SP-2) \leftarrow rp_L,$ $SP \leftarrow SP-2$			
	POP	PSW	2	3	-	$PSW \leftarrow (SP+1),SP \leftarrow SP + 2$	R	R	R
		rp	1	1	_	rp L \leftarrow (SP), rp H \leftarrow (SP+1), SP \leftarrow SP + 2			
	MOVW	SP, #word	4	1	_	$SP \leftarrow word$			
		SP, AX	2	1	_	$SP \leftarrow AX$			
		AX, SP	2	1	_	$AX \leftarrow SP$			
		HL, SP	3	1	_	$HL \leftarrow SP$			
		BC, SP	3	1	_	$BC \leftarrow SP$			
		DE, SP	3	1	_	$DE \leftarrow SP$			
	ADDW	SP, #byte	2	1	_	$SP \leftarrow SP + byte$			
	SUBW	SP, #byte	2	1	_	$SP \leftarrow SP - byte$			
	BR	AX	2	3	_	$PC \leftarrow CS,AX$			
nal branch		\$addr20	2	3	-	$PC \leftarrow PC + 2 + jdisp8$			
		\$!addr20	3	3	_	PC ← PC + 3 + jdisp16			
		!addr16	3	3	_	PC ← 0000, addr16			
		!!addr20	4	3	_	PC ← addr20			
Conditional	ВС	\$addr20	2	2/4 Note3	=	$PC \leftarrow PC + 2 + jdisp8 \text{ if } CY = 1$			
branch	BNC	\$addr20	2	2/4 Note3	-	$PC \leftarrow PC + 2 + jdisp8 \text{ if } CY = 0$			
	BZ	\$addr20	2	2/4 Note3	_	$PC \leftarrow PC + 2 + jdisp8 \text{ if } Z = 1$			
	BNZ	\$addr20	2	2/4 Note3	_	$PC \leftarrow PC + 2 + jdisp8 \text{ if } Z = 0$			
	BH	\$addr20	3	2/4 Note3	_	$PC \leftarrow PC + 3 + jdisp8 \text{ if } (Z \lor CY) = 0$			
	BNH	\$addr20	3	2/4 Note3	_	$PC \leftarrow PC + 3 + jdisp8 \text{ if } (Z \lor CY) = 1$			
	ВТ	saddr.bit, \$addr20	4	3/5 Note3	_	$PC \leftarrow PC + 4 + jdisp8 \text{ if (saddr).bit} = 1$			
		sfr.bit, \$addr20	4	3/5 Note3	_	$PC \leftarrow PC + 4 + jdisp8 \text{ if sfr.bit} = 1$			
		A.bit, \$addr20	3	3/5 Note3	_	$PC \leftarrow PC + 3 + jdisp8 \text{ if A.bit} = 1$			
		PSW.bit, \$addr20	4	3/5 Note3	_	$PC \leftarrow PC + 4 + jdisp8 \text{ if PSW.bit} = 1$			
		[HL].bit, \$addr20	3	3/5 Note3	6/7	$PC \leftarrow PC + 3 + jdisp8 \text{ if (HL).bit} = 1$			
		ES:[HL].bit, \$addr20	4	4/6 Note3	7/8	PC ← PC + 4 + jdisp8 if (ES, HL).bit = 1			

^{2.} Number of CPU clocks (fclk) when the code flash memory area is accessed, or when the data flash memory area is accessed by an 8-bit instruction.

^{3.} This indicates the number of clocks "when condition is not met/when condition is met".

Table 5-6. Operation List of RL78-S2 Core (17/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks	FI	ag
Group				Note 1	Note 2		Z A	C CY
Conditional	BF	saddr.bit, \$addr20	4	3/5 Note3	_	$PC \leftarrow PC + 4 + jdisp8 if (saddr).bit = 0$		
branch		sfr.bit, \$addr20	4	3/5 Note3	-	$PC \leftarrow PC + 4 + jdisp8 \text{ if sfr.bit} = 0$		
		A.bit, \$addr20	3	3/5 Note3	-	$PC \leftarrow PC + 3 + jdisp8 \text{ if A.bit} = 0$		
		PSW.bit, \$addr20	4	3/5 Note3	-	PC ← PC + 4 + jdisp8 if PSW.bit = 0		
		[HL].bit, \$addr20	3	3/5 Note3	6/7	$PC \leftarrow PC + 3 + jdisp8 if (HL).bit = 0$		
		ES:[HL].bit, \$addr20	4	4/6 Note3	7/8	$PC \leftarrow PC + 4 + jdisp8 \text{ if (ES, HL).bit} = 0$		
	BTCLR	saddr.bit, \$addr20	4	3/5 Note3	_	PC ← PC + 4 + jdisp8 if (saddr).bit = 1 then reset (saddr).bit		
		sfr.bit, \$addr20	4	3/5 Note3	_	PC ← PC + 4 + jdisp8 if sfr.bit = 1 then reset sfr.bit		
		A.bit, \$addr20	3	3/5 Note3	_	PC ← PC + 3 + jdisp8 if A.bit = 1 then reset A.bit		
		PSW.bit, \$addr20	4	3/5 Note3	_	PC ← PC + 4 + jdisp8 if PSW.bit = 1 then reset PSW.bit	× :	× ×
		[HL].bit, \$addr20	3	3/5 Note3	_	PC ← PC + 3 + jdisp8 if (HL).bit = 1 then reset (HL).bit		
		ES:[HL].bit, \$addr20	4	4/6 Note3	=	PC ← PC + 4 + jdisp8 if (ES, HL).bit = 1 then reset (ES, HL).bit		
Conditional	SKC	_	2	1	-	Next instruction skip if CY = 1		
skip	SKNC	_	2	1		Next instruction skip if CY = 0		
	SKZ	-	2	1	-	Next instruction skip if Z = 1		
	SKNZ	_	2	1		Next instruction skip if Z = 0		
	SKH	-	2	1	-	Next instruction skip if (Z∨CY)=0		
	SKNH	-	2	1	-	Next instruction skip if (Z∨CY)=1		
CPU	SEL Note4	RBn	2	1	-	$RBS[1:0] \leftarrow n$		
control	NOP	_	1	1	-	No Operation		
	EI	_	3	4	-	$IE \leftarrow 1$ (Enable Interrupt)		
	DI	_	3	4	_	$IE \leftarrow 0 \; (Disable \; Interrupt)$		
	HALT	_	2	3	_	Set HALT Mode		
	STOP	_	2	3		Set STOP Mode		

^{2.} Number of CPU clocks (fcLK) when the code flash memory area is accessed, or when the data flash memory area is accessed by an 8-bit instruction.

^{3.} This indicates the number of clocks "when condition is not met/when condition is met".

^{4.} n indicates the number of register banks (n = 0 to 3)

<R>> 5.5.3 Operation List of RL78-S3 Core

Table 5-7. Operation List of RL78-S3 Core (1/18)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks	Flag		
Group				Note 1	Note 2		Z	AC	CY
8-bit data	MOV	r, #byte	2	1	_	$r \leftarrow \text{byte}$			
transfer		PSW, #byte	3	3	-	PSW ← byte	×	×	×
		CS, #byte	3	1	-	CS ← byte			
		ES, #byte	2	1	-	ES ← byte			
		!addr16, #byte	4	1	-	(addr16) ← byte			
		ES:!addr16, #byte	5	2	-	(ES, addr16) ← byte			
		saddr, #byte	3	1	-	(saddr) ← byte			
		sfr, #byte	3	1	=	sfr ← byte			
		[DE+byte], #byte	3	1	-	(DE+byte) ← byte			
		ES:[DE+byte],#byte	4	2	=	((ES, DE)+byte) ← byte			
		[HL+byte], #byte	3	1	-	(HL+byte) ← byte			
		ES:[HL+byte],#byte	4	2	-	((ES, HL)+byte) ← byte			
		[SP+byte], #byte	3	1	-	(SP+byte) ← byte			
		word[B], #byte	4	1	-	(B+word) ← byte			
		ES:word[B], #byte	5	2	-	$((ES, B)+word) \leftarrow byte$			
		word[C], #byte	4	1	=	$(C+word) \leftarrow byte$			
		ES:word[C], #byte	5	2	-	$((ES, C)+word) \leftarrow byte$			
		word[BC], #byte	4	1	-	(BC+word) ← byte			
		ES:word[BC], #byte	5	2	-	$((ES, BC)+word) \leftarrow byte$			
		A, r	1	1	-	$A \leftarrow r$			
		r, A Note 3	1	1	-	$r \leftarrow A$			
		A, PSW	2	1	_	$A \leftarrow PSW$			
		PSW, A	2	3	_	$PSW \leftarrow A$	×	×	×
		A, CS	2	1	_	$A \leftarrow CS$			
		CS, A	2	1	_	CS ← A			
		A, ES	2	1	_	$A \leftarrow ES$			
		ES, A	2	1	_	ES ← A			
		A, !addr16	3	1	4	$A \leftarrow (addr16)$			
		A, ES:!addr16	4	2	5	$A \leftarrow (ES, addr16)$			_
		!addr16, A	3	1	=	$(addr16) \leftarrow A$			
		ES:!addr16, A	4	2	_	(ES, addr16) \leftarrow A			
		A, saddr	2	1	_	$A \leftarrow (saddr)$			
		saddr, A	2	1	_	(saddr) ← A			

Notes 1. Number of CPU clocks (fcLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

- 2. Number of CPU clocks (fclk) when the code flash memory area is accessed, or when the data flash memory area is accessed by an 8-bit instruction.
- 3. Except r = A



Table 5-7. Operation List of RL78-S3 Core (2/18)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks	F	lag	
Group				Note 1	Note 2		Z	AC	CY
8-bit data	MOV	A, sfr	2	1	_	$A \leftarrow sfr$			
transfer		sfr, A	2	1	_	$sfr \leftarrow A$			
		A, [DE]	1	1	4	$A \leftarrow (DE)$			
		[DE], A	1	1	_	$(DE) \leftarrow A$			
		A, ES:[DE]	2	2	5	$A \leftarrow (ES, DE)$			
		ES:[DE], A	2	2	_	$(ES,DE) \leftarrow A$			
		A, [HL]	1	1	4	$A \leftarrow (HL)$			
		[HL], A	1	1	_	$(HL) \leftarrow A$			
		A, ES:[HL]	2	2	5	$A \leftarrow (ES, HL)$			
	ES:[HL], A	2	2	-	(ES, HL) ← A				
	A, [DE+byte]	2	1	4	$A \leftarrow (DE + byte)$				
		[DE+byte], A	2	1	-	(DE + byte) ← A			
		A, ES:[DE+byte]	3	2	5	$A \leftarrow ((ES, DE) + byte)$			
		ES:[DE+byte], A	3	2	-	$((ES,DE) + byte) \leftarrow A$			
		A, [HL+byte]	2	1	4	A ← (HL + byte)			
		[HL+byte], A	2	1	-	(HL + byte) ← A			
		A, ES:[HL+byte]	3	2	5	$A \leftarrow ((ES, HL) + byte)$			
		ES:[HL+byte], A	3	2	-	$((ES,HL) + byte) \leftarrow A$			
		A, [SP+byte]	2	1	-	$A \leftarrow (SP + byte)$			
		[SP+byte], A	2	1	_	$(SP + byte) \leftarrow A$			
		A, word[B]	3	1	4	$A \leftarrow (B + word)$			
		word[B], A	3	1	_	$(B + word) \leftarrow A$			
		A, ES:word[B]	4	2	5	$A \leftarrow ((ES, B) + word)$			
		ES:word[B], A	4	2	_	$((ES, B) + word) \leftarrow A$			
		A, word[C]	3	1	4	$A \leftarrow (C + word)$			
		word[C], A	3	1	-	$(C + word) \leftarrow A$			
		A, ES:word[C]	4	2	5	$A \leftarrow ((ES, C) + word)$			
		ES:word[C], A	4	2	_	$((ES, C) + word) \leftarrow A$			
		A, word[BC]	3	1	4	$A \leftarrow (BC + word)$			
		word[BC], A	3	1	-	$(BC + word) \leftarrow A$			
		A, ES:word[BC]	4	2	5	$A \leftarrow ((ES, BC) + word)$			
		ES:word[BC], A	4	2	_	$((ES, BC) + word) \leftarrow A$			

^{2.} Number of CPU clocks (fclk) when the code flash memory area is accessed, or when the data flash memory area is accessed by an 8-bit instruction.

Table 5-7. Operation List of RL78-S3 Core (3/18)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag	
Group				Note 1	Note 2		Z	AC	CY
8-bit data	MOV	A, [HL+B]	2	1	4	$A \leftarrow (HL + B)$			
transfer		[HL+B], A	2	1	_	$(HL + B) \leftarrow A$			
		A, ES:[HL+B]	3	2	5	$A \leftarrow ((ES, HL) + B)$			
		ES:[HL+B], A	3	2	_	$((ES,HL)+B) \leftarrow A$			
		A, [HL+C]	2	1	4	$A \leftarrow (HL + C)$			
		[HL+C], A	2	1	_	$(HL + C) \leftarrow A$			
		A, ES:[HL+C]	3	2	5	$A \leftarrow ((ES, HL) + C)$			
		ES:[HL+C], A	3	2	_	$((ES,HL)+C) \leftarrow A$			
		X, !addr16	3	1	4	X ← (addr16)			
		X, ES:!addr16	4	2	5	$X \leftarrow (ES, addr16)$			
		X, saddr	2	1	-	$X \leftarrow (saddr)$			
		B, !addr16	3	1	4	B ← (addr16)			
		B, ES:!addr16	4	2	5	$B \leftarrow (ES, addr16)$			
		B, saddr	2	1	-	B ← (saddr)			
		C, !addr16	3	1	4	C ← (addr16)			
		C, ES:!addr16	4	2	5	$C \leftarrow (ES, addr16)$			
		C, saddr	2	1	-	$C \leftarrow (saddr)$			
		ES, saddr	3	1	-	ES ← (saddr)			
	ХСН	A, r Note 3	1 (r = X) 2 (other than r = X)	1	-	$A \longleftrightarrow r$			
		A, !addr16	4	2	-	$A \longleftrightarrow (addr16)$			
		A, ES:!addr16	5	3	-	$A \longleftrightarrow (ES, addr16)$			
		A, saddr	3	2	-	$A \longleftrightarrow (saddr)$			
		A, sfr	3	2	-	$A \longleftrightarrow sfr$			
		A, [DE]	2	2	-	$A \longleftrightarrow (DE)$			
		A, ES:[DE]	3	3	-	$A \longleftrightarrow (ES,DE)$			
		A, [HL]	2	2	-	$A \longleftrightarrow (HL)$			
		A, ES:[HL]	3	3	_	$A \longleftrightarrow (ES,HL)$			-
		A, [DE+byte]	3	2	_	$A \longleftrightarrow (DE + byte)$			-
		A, ES:[DE+byte]	4	3	-	$A \longleftrightarrow ((ES, DE) + byte)$			
		A, [HL+byte]	3	2	-	$A \longleftrightarrow (HL + byte)$			
		A, ES:[HL+byte]	4	3		$A \longleftrightarrow ((ES, HL) + byte)$			

- 2. Number of CPU clocks (fclk) when the code flash memory area is accessed, or when the data flash memory area is accessed by an 8-bit instruction.
- 3. Except r = A



Table 5-7. Operation List of RL78-S3 Core (4/18)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks	F	lag
Group				Note 1	Note 2		Z	AC CY
8-bit data	XCH	A, [HL+B]	2	2	_	$A \longleftrightarrow (HL \mathord{+} B)$		
transfer		A, ES:[HL+B]	3	3	_	$A \longleftrightarrow ((ES,HL) {+} B)$		
		A, [HL+C]	2	2	_	$A \longleftrightarrow (HL+C)$		
		A, ES:[HL+C]	3	3	_	$A \longleftrightarrow ((ES,HL) {+} C)$		
	ONEB	Α	1	1	_	A ← 01H		
		X	1	1	_	$X \leftarrow 01H$		
		В	1	1	_	B ← 01H		
		С	1	1	_	C ← 01H		
		!addr16	3	1	_	(addr16) ← 01H		
		ES:!addr16	4	2	_	(ES, addr16) ← 01H		
		saddr	2	1	-	(saddr) ← 01H		
	CLRB	Α	1	1	-	A ← 00H		
		х	1	1	-	X ← 00H		
		В	1	1	-	B ← 00H		
		С	1	1	-	C ← 00H		
		!addr16	3	1	_	(addr16) ← 00H		
		ES:!addr16	4	2	_	(ES,addr16) ← 00H		
		saddr	2	1	_	(saddr) ← 00H		
	MOVS	[HL+byte], X	3	1	_	$(HL+byte) \leftarrow X$	×	×
		ES:[HL+byte], X	4	2	_	$(ES, HL+byte) \leftarrow X$	×	×
16-bit	MOVW	rp, #word	3	1	-	$rp \leftarrow word$		
data transfer		saddrp, #word	4	1	_	$(saddrp) \leftarrow word$		
Hansici		sfrp, #word	4	1	-	$sfrp \leftarrow word$		
		AX, rp Note 3	1	1	-	$AX \leftarrow rp$		
		rp, AX Note 3	1	1	_	$rp \leftarrow AX$		
		AX, !addr16	3	1	4	$AX \leftarrow (addr16)$		
		!addr16, AX	3	1	_	(addr16) ← AX		
		AX, ES:!addr16	4	2	5	$AX \leftarrow (ES, addr16)$		
		ES:!addr16, AX	4	2	_	(ES, addr16) ← AX		
		AX, saddrp	2	1	_	$AX \leftarrow (saddrp)$		
		saddrp, AX	2	1	_	$(saddrp) \leftarrow AX$		
		AX, sfrp	2	1	_	$AX \leftarrow sfrp$		
		sfrp, AX	2	1	_	$sfrp \leftarrow AX$		

- 2. Number of CPU clocks (fclk) when the code flash memory area is accessed, or when the data flash memory area is accessed by an 8-bit instruction.
- 3. Except rp = AX



Table 5-7. Operation List of RL78-S3 Core (5/18)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks	Flag	
Group				Note 1	Note 2		Z AC	CY
16-bit	MOVW	AX, [DE]	1	1	4	$AX \leftarrow (DE)$		
data		[DE], AX	1	1	-	$(DE) \leftarrow AX$		
transfer		AX, ES:[DE]	2	2	5	$AX \leftarrow (ES,DE)$		
		ES:[DE], AX	2	2	-	$(ES,DE) \leftarrow AX$		
		AX, [HL]	1	1	4	$AX \leftarrow (HL)$		
		[HL], AX	1	1	_	$(HL) \leftarrow AX$		
		AX, ES:[HL]	2	2	5	$AX \leftarrow (ES, HL)$		
		ES:[HL], AX	2	2	_	$(ES,HL) \leftarrow AX$		
		AX, [DE+byte]	2	1	4	$AX \leftarrow (DE\text{+byte})$		
		[DE+byte], AX	2	1	_	(DE+byte) ← AX		
		AX, ES:[DE+byte]	3	2	5	$AX \leftarrow ((ES,DE) + byte)$		
		ES:[DE+byte], AX	3	2	-	$((ES,DE) + byte) \leftarrow AX$		
		AX, [HL+byte]	2	1	4	$AX \leftarrow (HL + byte)$		
		[HL+byte], AX	2	1	-	$(HL + byte) \leftarrow AX$		
		AX, ES:[HL+byte]	3	2	5	$AX \leftarrow ((ES,HL) + byte)$		
		ES:[HL+byte], AX	3	2	_	$((ES,HL) + byte) \leftarrow AX$		
		AX, [SP+byte]	2	1	-	$AX \leftarrow (SP + byte)$		
		[SP+byte], AX	2	1	-	$(SP + byte) \leftarrow AX$		
		AX, word[B]	3	1	4	$AX \leftarrow (B + word)$		
		word[B], AX	3	1	-	$(B+word) \leftarrow AX$		
		AX, ES:word[B]	4	2	5	$AX \leftarrow ((ES,B) + word)$		
		ES:word[B], AX	4	2	-	$((ES,B)+word)\leftarrowAX$		
		AX, word[C]	3	1	4	$AX \leftarrow (C + word)$		
		word[C], AX	3	1	_	$(C + word) \leftarrow AX$		
		AX, ES:word[C]	4	2	5	$AX \leftarrow ((ES,C) + word)$		
		ES:word[C], AX	4	2	_	$((ES,C)+word)\leftarrowAX$		
		AX, word[BC]	3	1	4	$AX \leftarrow (BC + word)$		
		word[BC], AX	3	1	_	$(BC + word) \leftarrow AX$		
		AX, ES:word[BC]	4	2	5	$AX \leftarrow ((ES, BC) + word)$		
		ES:word[BC], AX	4	2	_	$((ES, BC) + word) \leftarrow AX$		

Notes 1. Number of CPU clocks (fcLk) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

^{2.} Number of CPU clocks (fclk) when the code flash memory area is accessed, or when the data flash memory area is accessed by an 8-bit instruction.

Table 5-7. Operation List of RL78-S3 Core (6/18)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag	
Group				Note 1	Note 2		Z	AC	CY
16-bit	MOVW	BC, !addr16	3	1	4	BC ← (addr16)			
data transfer		BC, ES:!addr16	4	2	5	BC ← (ES, addr16)			
transier		DE, !addr16	3	1	4	DE ← (addr16)			
		DE, ES:!addr16	4	2	5	DE ← (ES, addr16)			
		HL, !addr16	3	1	4	HL ← (addr16)			
		HL, ES:!addr16	4	2	5	HL ← (ES, addr16)			
		BC, saddrp	2	1	_	$BC \leftarrow (saddrp)$			
	H	DE, saddrp	2	1	_	$DE \leftarrow (saddrp)$			
		HL, saddrp	2	1	_	$HL \leftarrow (saddrp)$			
	XCHW	AX, rp Note 3	1	1	_	$AX \longleftrightarrow rp$			
	ONEW	AX	1	1	_	AX ← 0001H			
		BC	1	1	_	BC ← 0001H			
	CLRW	AX	1	1	_	AX ← 0000H			
		BC	1	1	_	BC ← 0000H			
8-bit	ADD	A, #byte	2	1	-	$A,CY \leftarrow A + byte$	×	×	×
operation		saddr, #byte	3	2	-	$(saddr),CY \leftarrow (saddr) + byte$	×	×	×
		A, r	2	1	-	$A,CY \leftarrow A + r$	×	×	×
		r, A	2	1	-	$r,CY\leftarrow r+A$	×	×	×
		A, !addr16	3	1	4	$A, CY \leftarrow A + (addr16)$	×	×	×
		A, ES:!addr16	4	2	5	$A,CY \leftarrow A + (ES,addr16)$	×	×	×
		A, saddr	2	1	-	$A,CY \leftarrow A + (saddr)$	×	×	×
		A, [HL]	1	1	4	$A,CY \leftarrow A+\;(HL)$	×	×	×
		A, ES:[HL]	2	2	5	$A,CY \leftarrow A + (ES,HL)$	×	×	×
		A, [HL+byte]	2	1	4	$A,CY \leftarrow A + (HL + byte)$	×	×	×
		A, ES:[HL+byte]	3	2	5	$A,CY \leftarrow A + ((ES,HL) +byte)$	×	×	×
		A, [HL+B]	2	1	4	$A,CY \leftarrow A + (HL + B)$	×	×	×
		A, ES:[HL+B]	3	2	5	$A,CY \leftarrow A+((ES,HL)+B)$	×	×	×
		A, [HL+C]	2	1	4	$A,CY \leftarrow A + (HL + C)$	×	×	×
		A, ES:[HL+C]	3	2	5	$A,CY \leftarrow A + ((ES,HL) + C)$	×	×	×

- 3. Except rp = AX
- 4. Except r = A



^{2.} Number of CPU clocks (fclk) when the code flash memory area is accessed, or when the data flash memory area is accessed by an 8-bit instruction.

Table 5-7. Operation List of RL78-S3 Core (7/18)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag	
Group				Note 1	Note 2		Z	AC	CY
8-bit	ADDC	A, #byte	2	1	_	$A,CY \leftarrow A \text{+byte+CY}$	×	×	×
operation		saddr, #byte	3	2	_	(saddr), $CY \leftarrow (saddr) + byte + CY$	×	×	×
		A, r	2	1	_	$A,CY \leftarrow A + r + CY$	×	×	×
		r, A	2	1	_	$r,CY \leftarrow r + A + CY$	×	×	×
		A, !addr16	3	1	4	A, $CY \leftarrow A + (addr16)+CY$	×	×	×
		A, ES:!addr16	4	2	5	$A,CY \leftarrow A + (ES,addr16) + CY$	×	×	×
		A, saddr	2	1	_	$A,CY \leftarrow A + (saddr) + CY$	×	×	×
A, ES: A, [HL	A, [HL]	1	1	4	$A,CY \leftarrow A +(HL) + CY$	×	×	×	
	A, ES:[HL]	2	2	5	$A,CY \leftarrow A+ (ES,HL) + CY$	×	×	×	
	A, [HL+byte]	2	1	4	A, CY ← A+ (HL+byte) + CY	×	×	×	
	A, ES:[HL+byte]	3	2	5	$A,CY \leftarrow A + ((ES,HL) + byte) + CY$	×	×	×	
		A, [HL+B]	2	1	4	$A,CY \leftarrow A+\;(HL+B)\;+CY$	×	×	×
		A, ES:[HL+B]	3	2	5	$A,CY \leftarrow A + ((ES, HL) + B) + CY$	×	×	×
		A, [HL+C]	2	1	4	$A,CY \leftarrow A+\;(HL+C) + CY$	×	×	×
		A, ES:[HL+C]	3	2	5	$A,CY \leftarrow A+((ES, HL)+C)+CY$	×	×	×
	SUB	A, #byte	2	1	-	$A,CY \leftarrow A-byte$	×	×	×
		saddr, #byte	3	2	-	(saddr), $CY \leftarrow (saddr) - byte$	×	×	×
		A, r	2	1	-	$A,CY \leftarrow A - r$	×	×	×
		r, A	2	1	-	$r, CY \leftarrow r - A$	×	×	×
		A, !addr16	3	1	4	A, CY ← A − (addr16)	×	×	×
		A, ES:!addr16	4	2	5	$A,CY \leftarrow A - (ES,addr16)$	×	×	×
		A, saddr	2	1	_	$A,CY \leftarrow A - (saddr)$	×	×	×
		A, [HL]	1	1	4	$A,CY \leftarrow A - (HL)$	×	×	×
		A, ES:[HL]	2	2	5	$A,CY \leftarrow A - (ES,HL)$	×	×	×
		A, [HL+byte]	2	1	4	A, CY ← A − (HL+byte)	×	×	×
		A, ES:[HL+byte]	3	2	5	$A,CY \leftarrow A - ((ES,HL) + byte)$	×	×	×
		A, [HL+B]	2	1	4	$A, CY \leftarrow A - (HL+B)$	×	×	×
		A, ES:[HL+B]	3	2	5	$A,CY \leftarrow A - ((ES, HL) + B)$	×	×	×
		A, [HL+C]	2	1	4	$A, CY \leftarrow A - (HL+C)$	×	×	×
		A, ES:[HL+C]	3	2	5	$A,CY \leftarrow A - ((ES, HL)+C)$	×	×	×

^{2.} Number of CPU clocks (fclk) when the code flash memory area is accessed, or when the data flash memory area is accessed by an 8-bit instruction.

^{3.} Except r = A

Table 5-7. Operation List of RL78-S3 Core (8/18)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag]
Group				Note 1	Note 2		Z	AC	CY
8-bit	SUBC	A, #byte	2	1	_	$A,CY \leftarrow A-byte-CY$	×	×	×
operation		saddr, #byte	3	2	_	$(saddr),CY \leftarrow (saddr) - byte - CY$	×	×	×
		A, r	2	1	_	$A,CY \leftarrow A - r - CY$	×	×	×
		r, A	2	1	_	$r,CY \leftarrow r - A - CY$	×	×	×
		A, !addr16	3	1	4	$A,CY \leftarrow A - (addr16) - CY$	×	×	×
		A, ES:!addr16	4	2	5	$A,CY \leftarrow A - (ES,addr16) - CY$	×	×	×
		A, saddr	2	1	_	$A,CY \leftarrow A - (saddr) - CY$	×	×	×
		A, [HL]	1	1	4	$A,CY \leftarrow A - (HL) - CY$	×	×	×
		A, ES:[HL]	2	2	5	$A, CY \leftarrow A - (ES, HL) - CY$	×	×	×
		A, [HL+byte]	2	1	4	$A,CY \leftarrow A - (HL+byte) - CY$	×	×	×
		A, ES:[HL+byte]	3	2	5	$A,CY \leftarrow A - ((ES,HL) +byte) - CY$	×	×	×
		A, [HL+B]	2	1	4	$A,CY \leftarrow A - (HL + B) - CY$	×	×	×
		A, ES:[HL+B]	3	2	5	$A, CY \leftarrow A - ((ES,HL) + B) - CY$	×	×	×
		A, [HL+C]	2	1	4	$A,CY \leftarrow A - (HL + C) - CY$	×	×	×
		A, ES:[HL+C]	3	2	5	$A,CY \leftarrow A - ((ES:HL)+C) - CY$	×	×	×
	AND	A, #byte	2	1	_	$A \leftarrow A \wedge \text{byte}$	×		
		saddr, #byte	3	2	_	$(saddr) \leftarrow (saddr) \land byte$	×		
		A, r	2	1	_	$A \leftarrow A \wedge r$	×		
		r, A	2	1	_	$R \leftarrow r \wedge A$	×		
		A, !addr16	3	1	4	$A \leftarrow A \land (addr16)$	×		
		A, ES:!addr16	4	2	5	$A \leftarrow A \land (ES:addr16)$	×		
		A, saddr	2	1	_	$A \leftarrow A \wedge (saddr)$	×		
		A, [HL]	1	1	4	$A \leftarrow A \wedge (HL)$	×		
		A, ES:[HL]	2	2	5	$A \leftarrow A \wedge (ES:HL)$	×		
		A, [HL+byte]	2	1	4	$A \leftarrow A \land (HL+byte)$	×		
		A, ES:[HL+byte]	3	2	5	$A \leftarrow A \wedge ((ES:HL) + byte)$	×		
		A, [HL+B]	2	1	4	$A \leftarrow A \wedge (HL+B)$	×		
		A, ES:[HL+B]	3	2	5	$A \leftarrow A \wedge ((ES:HL)+B)$	×		
		A, [HL+C]	2	1	4	$A \leftarrow A \wedge (HL+C)$	×		
		A, ES:[HL+C]	3	2	5	$A \leftarrow A \wedge ((ES:HL)+C)$	×		

^{2.} Number of CPU clocks (fclk) when the code flash memory area is accessed, or when the data flash memory area is accessed by an 8-bit instruction.

^{3.} Except r = A

Table 5-7. Operation List of RL78-S3 Core (9/18)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks	F	lag
Group				Note 1	Note 2		Z	AC CY
8-bit	OR	A, #byte	2	1	-	$A \leftarrow A \lor byte$	×	
operation		saddr, #byte	3	2	_	$(saddr) \leftarrow (saddr) \!\! \vee \!\! byte$	×	
		A, r	2	1	_	$A \leftarrow A \lor r$	×	
		r, A	2	1	_	$r \leftarrow r \lor A$	×	
		A, !addr16	3	1	4	$A \leftarrow A \lor (addr16)$	×	
		A, ES:!addr16	4	2	5	$A \leftarrow A \lor (ES:addr16)$	×	
		A, saddr	2	1	_	$A \leftarrow A \lor (saddr)$	×	
		A, [HL]	1	1	4	$A \leftarrow A \mathord{\vee} (H)$	×	
		A, ES:[HL]	2	2	5	$A \leftarrow A \mathord{\vee} (ES \mathord{:} HL)$	×	
		A, [HL+byte]	2	1	4	$A \leftarrow A \lor (HL+byte)$	×	
		A, ES:[HL+byte]	3	2	5	$A \leftarrow A \lor ((ES:HL) + byte)$	×	
		A, [HL+B]	2	1	4	$A \leftarrow A \lor (HL + B)$	×	
		A, ES:[HL+B]	3	2	5	$A \leftarrow A \lor ((ES:HL) + B)$	×	
		A, [HL+C]	2	1	4	$A \leftarrow A \lor (HL + C)$	×	
		A, ES:[HL+C]	3	2	5	$A \leftarrow A \lor ((ES:HL) + C)$	×	
	XOR	A, #byte	2	1	-	A ← A ∨ byte	×	
		saddr, #byte	3	2	-	(saddr) ← (saddr) ∨ byte	×	
		A, r	2	1	-	A ← A ∨ r	×	
		r, A	2	1	-	$r \leftarrow r + A$	×	
		A, !addr16	3	1	4	A ← A ∨ (addr16)	×	
		A, ES:!addr16	4	2	5	A ← A ∨ (ES:addr16)	×	
		A, saddr	2	1	_	$A \leftarrow A + (saddr)$	×	
		A, [HL]	1	1	4	$A \leftarrow A \mathbf{\forall} (HL)$	×	
		A, ES:[HL]	2	2	5	$A \leftarrow A + (ES:HL)$	×	
		A, [HL+byte]	2	1	4	A ← A ∨ (HL+byte)	×	
		A, ES:[HL+byte]	3	2	5	$A \leftarrow A + ((ES:HL) + byte)$	×	
		A, [HL+B]	2	1	4	$A \leftarrow A + (HL + B)$	×	
		A, ES:[HL+B]	3	2	5	$A \leftarrow A + ((ES:HL) + B)$	×	
		A, [HL+C]	2	1	4	$A \leftarrow A + (HL + C)$	×	
		A, ES:[HL+C]	3	2	5	$A \leftarrow A + ((ES:HL) + C)$	×	

^{2.} Number of CPU clocks (fclk) when the code flash memory area is accessed, or when the data flash memory area is accessed by an 8-bit instruction.

^{3.} Except r = A

Table 5-7. Operation List of RL78-S3 Core (10/18)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag	J
Group				Note 1	Note 2		Z	AC	CY
8-bit	CMP	A, #byte	2	1	_	A – byte	×	×	×
operation		!addr16, #byte	4	1	4	(addr16) – byte	×	×	×
		ES:!addr16, #byte	5	2	5	(ES:addr16) – byte	×	×	×
		saddr, #byte	3	1	_	(saddr) - byte	×	×	×
		A, r	2	1	_	A – r	×	×	×
		r, A	2	1	-	r – A	×	×	×
	-	A, !addr16	3	1	4	A – (addr16)	×	×	×
		A, ES:!addr16	4	2	5	A – (ES:addr16)	×	×	×
		A, saddr	2	1	-	A – (saddr)	×	×	×
		A, [HL]	1	1	4	A – (HL)	×	×	×
		A, ES:[HL]	2	2	5	A – (ES:HL)	×	×	×
		A, [HL+byte]	2	1	4	A – (HL+byte)	×	×	×
		A, ES:[HL+byte]	3	2	5	A – ((ES:HL)+byte)	×	×	×
		A, [HL+B]	2	1	4	A – (HL+B)	×	×	×
		A, ES:[HL+B]	3	2	5	A – ((ES:HL)+B)	×	×	×
		A, [HL+C]	2	1	4	A – (HL+C)	×	×	×
		A, ES:[HL+C]	3	2	5	A – ((ES:HL)+C)	×	×	×
	CMP0	Α	1	1	-	A – 00H	×	0	0
		X	1	1	-	X – 00H	×	0	0
		В	1	1	-	B – 00H	×	0	0
		С	1	1	-	C – 00H	×	0	0
		!addr16	3	1	4	(addr16) – 00H	×	0	0
		ES:!addr16	4	2	5	(ES:addr16) - 00H	×	0	0
		saddr	2	1	_	(saddr) - 00H	×	0	0
	CMPS	X, [HL+byte]	3	1	4	X – (HL+byte)	×	×	×
<u> </u>	<u> </u>	X, ES:[HL+byte]	4	2	5	X – ((ES:HL)+byte)	×	×	×

^{2.} Number of CPU clocks (fclk) when the code flash memory area is accessed, or when the data flash memory area is accessed by an 8-bit instruction.

^{3.} Except r = A

Table 5-7. Operation List of RL78-S3 Core (11/18)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag	J
Group				Note 1	Note 2		Z	AC	CY
16-bit	ADDW	AX, #word	3	1	_	$AX, CY \leftarrow AX\text{+}word$	×	×	×
operation		AX, AX	1	1	-	$AX,CY \leftarrow AX + AX$	×	×	×
		AX, BC	1	1	-	$AX,CY \leftarrow AX\text{+}BC$	×	×	×
		AX, DE	1	1	_	$AX,CY \leftarrow AX\text{+}DE$	×	×	×
		AX, HL	1	1	_	$AX,CY \leftarrow AX\text{+}HL$	×	×	×
		AX, !addr16	3	1	4	AX, CY ← AX+(addr16)	×	×	×
		AX, ES:!addr16	4	2	5	$AX, CY \leftarrow AX+(ES: addr16)$	×	×	×
	<i>A</i>	AX, saddrp	2	1	_	$AX, CY \leftarrow AX+(saddrp)$	×	×	×
		AX, [HL+byte]	3	1	4	$AX, CY \leftarrow AX+(HL+byte)$	×	×	×
		AX, ES: [HL+byte]	4	2	5	$AX, CY \leftarrow AX+((ES:HL)+byte)$	×	×	×
		AX, #word	3	1	_	$AX, CY \leftarrow AX - word$	×	×	×
		AX, BC	1	1	_	$AX,CY \leftarrow AX - BC$	×	×	×
		AX, DE	1	1	_	$AX,CY \leftarrow AX - DE$	×	×	×
		AX, HL	1	1	_	$AX,CY \leftarrow AX - HL$	×	×	×
		AX, !addr16	3	1	4	$AX,CY\leftarrowAX-(addr16)$	×	×	×
		AX, ES:!addr16	4	2	5	$AX, CY \leftarrow AX - (ES:addr16)$	×	×	×
		AX, saddrp	2	1	_	$AX, CY \leftarrow AX - (saddrp)$	×	×	×
		AX, [HL+byte]	3	1	4	$AX,CY\leftarrowAX-(HL+byte)$	×	×	×
		AX, ES: [HL+byte]	4	2	5	$AX, CY \leftarrow AX - ((ES:HL) + byte)$	×	×	×
	CMPW	AX, #word	3	1	_	AX – word	×	×	×
		AX, BC	1	1	_	AX – BC	×	×	×
		AX, DE	1	1	_	AX – DE	×	×	×
		AX, HL	1	1	_	AX – HL	×	×	×
		AX, !addr16	3	1	4	AX – (addr16)	×	×	×
		AX, ES:!addr16	4	2	5	AX - (ES:addr16)	×	×	×
		AX, saddrp	2	1	_	AX – (saddrp)	×	×	×
		AX, [HL+byte]	3	1	4	AX – (HL+byte)	×	×	×
		AX, ES: [HL+byte]	4	2	5	AX - ((ES:HL)+byte)	×	×	×

^{2.} Number of CPU clocks (fclk) when the code flash memory area is accessed, or when the data flash memory area is accessed by an 8-bit instruction.

MACH

Instruction Mnemonic Clocks Operands **Bytes** Clocks Flag Group Z AC CY Note 1 Note 2 Multiply/ MULU Χ 1 1 $\mathsf{AX} \leftarrow \mathsf{A} \times \mathsf{X}$ Divide/ MULHU $BCAX \leftarrow AX \times BC$ (unsigned) 3 2 Multiply & MULH 3 2 $BCAX \leftarrow AX \times BC \text{ (signed)}$ Accumu-DIVHU 3 AX (quotient), DE (remainder) ← late AX ÷ DE (unsigned) DIVWU 3 17 BCAX (quotient), HLDE (remainder) ← BCAX ÷ HLDE (unsigned) MACHU 3 $MACR \leftarrow MACR + AX \times BC$ (unsigned) ×

Table 5-7. Operation List of RL78-S3 Core (12/18)

Notes 1. Number of CPU clocks (fcLk) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

3

2. Number of CPU clocks (fclk) when the code flash memory area is accessed, or when the data flash memory area is accessed by an 8-bit instruction.

 $\mathsf{MACR} \leftarrow \mathsf{MACR} + \mathsf{AX} \times \mathsf{BC} \text{ (signed)}$

- Remarks 1. This number of clocks is for when the program is in the internal ROM (flash memory) area. When fetching an instruction from the internal RAM area, the number of clocks is twice the number of clocks plus 3, maximum.
 - 2. MACR: Multiply and accumulation registers (MACRH, MACRL)

3

Table 5-7. Operation List of RL78-S3 Core (13/18)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag
Group				Note 1	Note 2		Z	AC CY
Increment/	INC	r	1	1	_	r ← r+1	×	×
decrement		!addr16	3	2	-	$(addr16) \leftarrow (addr16)+1$	×	×
		ES:!addr16	4	3	-	(ES, addr16) \leftarrow (ES, addr16)+1	×	×
		saddr	2	2	-	$(saddr) \leftarrow (saddr) + 1$	×	×
		[HL+byte]	3	2		(HL+byte) ← (HL+byte)+1	×	×
		ES: [HL+byte]	4	3	=	$((ES:HL) + byte) \leftarrow ((ES:HL) + byte) + 1$	×	×
	DEC	r	1	1		$r \leftarrow r - 1$	×	×
		!addr16	3	2	-	$(addr16) \leftarrow (addr16) - 1$	×	×
		ES:!addr16	4	3	-	(ES, addr16) \leftarrow (ES, addr16) -1	×	×
		saddr	2	2	-	$(\text{saddr}) \leftarrow (\text{saddr}) - 1$	×	×
		[HL+byte]	3	2	-	$(HL+byte) \leftarrow (HL+byte) - 1$	×	×
		ES: [HL+byte]	4	3	_	$((ES:HL)+byte) \leftarrow ((ES:HL)+byte) - 1$	×	×
	INCW	rp	1	1	_	rp ← rp+1		
		!addr16	3	2	_	(addr16) ← (addr16)+1		
		ES:!addr16	4	3	_	(ES, addr16) ← (ES, addr16)+1		
		saddrp	2	2	_	$(saddrp) \leftarrow (saddrp)+1$		
		[HL+byte]	3	2	_	(HL+byte) ← (HL+byte)+1		
		ES: [HL+byte]	4	3	_	$((ES:HL) + byte) \leftarrow ((ES:HL) + byte) + 1$		
	DECW	rp	1	1	_	$rp \leftarrow rp - 1$		
		!addr16	3	2	_	$(addr16) \leftarrow (addr16) - 1$		
		ES:!addr16	4	3	_	(ES, addr16) \leftarrow (ES, addr16) $-$ 1		
		saddrp	2	2	_	$(saddrp) \leftarrow (saddrp) - 1$		
		[HL+byte]	3	2	_	$(\text{HL+byte}) \leftarrow (\text{HL+byte}) - 1$		
		ES: [HL+byte]	4	3	_	$((ES:HL) + byte) \leftarrow ((ES:HL) + byte) - 1$		
Shift	SHR	A, cnt	2	1		$(CY \leftarrow A_0, A_{m\text{-}1} \leftarrow A_{m_{\underline{}}} A_7 \leftarrow 0) \times cnt$		×
	SHRW	AX, cnt	2	1	-	$(CY \leftarrow AX_0, AX_{m\cdot 1} \leftarrow AX_m, AX_{15} \leftarrow 0) \times cnt$		×
	SHL	A, cnt	2	1	-	$(CY \leftarrow A_7, A_m \leftarrow A_{m\text{-}1}, A_0 \leftarrow 0) \times cnt$		×
		B, cnt	2	1	-	$(CY \leftarrow B_7, B_m \leftarrow B_{m1}, B_0 \leftarrow 0) \times cnt$		×
		C, cnt	2	1	-	$(CY \leftarrow C_7, C_m \leftarrow C_{m\text{-}1}, C_0 \leftarrow 0) \times cnt$		×
	SHLW	AX, cnt	2	1	-	$(CY \leftarrow AX_{15}, AX_m \leftarrow AX_{m\text{-}1}, AX_0 \leftarrow 0) \times cnt$		×
		BC, cnt	2	1	_	$(CY \leftarrow BC_{15},BC_m \leftarrow BC_{m1},BC_0 \leftarrow 0) \times cnt$		×
	SAR	A, cnt	2	1	_	$(CY \leftarrow A_0, A_{m\text{-}1} \leftarrow A_m, A_7 \leftarrow A_7) \times cnt$		×
	SARW	AX, cnt	2	1	_	$(CY \leftarrow AX_0, AX_{m\text{-}1} \leftarrow AX_m, AX_{15} \leftarrow AX_{15}) \times cnt$		×

Remarks 1. This number of clocks is for when the program is in the internal ROM (flash memory) area. When fetching an instruction from the internal RAM area, the number of clocks is twice the number of clocks plus 3, maximum.

2. cnt indicates the bit shift count.

^{2.} Number of CPU clocks (fcl.k) when the code flash memory area is accessed, or when the data flash memory area is accessed by an 8-bit instruction.

Table 5-7. Operation List of RL78-S3 Core (14/18)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag
Group				Note 1	Note 2		Z	AC C
Rotate	ROR	A, 1	2	1	_	$(CY,A_7\!\leftarrow\!A_0,A_{m\text{-}1}\!\leftarrow\!A_m)\!\!\times\!\!1$		×
	ROL	A, 1	2	1	_	(CY, $A_0 \leftarrow A_7$, $A_{m+1} \leftarrow A_m$)×1		×
	RORC	A, 1	2	1	_	$(CY \leftarrow A_0, A_7 \leftarrow CY, A_{m\text{-}1} \leftarrow A_m) \times 1$		×
	ROLC	A, 1	2	1	_	$(CY \leftarrow A_7, A_0 \leftarrow CY, A_{m+1} \leftarrow A_m) \! \times \! 1$		×
	ROLWC	AX,1	2	1	_	$(CY \leftarrow AX_{15}, AX_0 \leftarrow CY, AX_{m+1} \leftarrow AX_m) \times 1$		×
		BC,1	2	1	_	$(CY \leftarrow BC_{15},BC_0 \leftarrow CY,BC_{m+1} \leftarrow BC_m) \times 1$		×
Bit	MOV1	CY, A.bit	2	1	=	CY ← A.bit		×
manipulate		A.bit, CY	2	1	=	$A.bit \leftarrow CY$		
		CY, PSW.bit	3	1	-	$CY \leftarrow PSW.bit$		×
		PSW.bit, CY	3	4	-	$PSW.bit \leftarrow CY$	×	×
		CY, saddr.bit	3	1	-	$CY \leftarrow (saddr).bit$		×
		saddr.bit, CY	3	2	_	$(saddr).bit \leftarrow CY$		
		CY, sfr.bit	3	1	_	$CY \leftarrow sfr.bit$		×
		sfr.bit, CY	3	2	_	$sfr.bit \leftarrow CY$		
		CY,[HL].bit	2	1	4	$CY \leftarrow (HL).bit$		×
		[HL].bit, CY	2	2	_	(HL).bit ← CY		
		CY, ES:[HL].bit	3	2	5	CY ← (ES, HL).bit		×
		ES:[HL].bit, CY	3	3	_	(ES, HL).bit \leftarrow CY		
	AND1	CY, A.bit	2	1	_	$CY \leftarrow CY \land A.bit$		×
		CY, PSW.bit	3	1	-	$CY \leftarrow CY \land PSW.bit$		×
		CY, saddr.bit	3	1	_	$CY \leftarrow CY \wedge (saddr).bit$		×
		CY, sfr.bit	3	1	-	$CY \leftarrow CY \wedge sfr.bit$		×
		CY,[HL].bit	2	1	4	$CY \leftarrow CY \land (HL).bit$		×
		CY, ES:[HL].bit	3	2	5	$CY \leftarrow CY \land (ES, HL).bit$		×
	OR1	CY, A.bit	2	1	_	$CY \leftarrow CY \lor A.bit$		×
		CY, PSW.bit	3	1	-	$CYX \leftarrow CY \vee PSW.bit$		×
		CY, saddr.bit	3	1	_	$CY \leftarrow CY \lor (saddr).bit$		×
		CY, sfr.bit	3	1	_	$CY \leftarrow CY \lor sfr.bit$		×
		CY, [HL].bit	2	1	4	$CY \leftarrow CY \lor (HL).bit$		×
		CY, ES:[HL].bit	3	2	5	$CY \leftarrow CY \lor (ES, HL).bit$		×

^{2.} Number of CPU clocks (fclk) when the code flash memory area is accessed, or when the data flash memory area is accessed by an 8-bit instruction.

Table 5-7. Operation List of RL78-S3 Core (15/18)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks	L	Flag	
Group				Note 1	Note 2		Z	AC	CY
Bit	XOR1	CY, A.bit	2	1	_	CY ← CY ¥ A.bit			×
manipulate		CY, PSW.bit	3	1	-	$CY \leftarrow CY \neq PSW.bit$			×
		CY, saddr.bit	3	1	-	$CY \leftarrow CY \neq (saddr).bit$			×
		CY, sfr.bit	3	1	-	$CY \leftarrow CY \neq sfr.bit$			×
		CY, [HL].bit	2	1	4	$CY \leftarrow CY \neq (HL).bit$			×
SE		CY, ES:[HL].bit	3	2	5	CY ← CY ← (ES, HL).bit			×
	SET1	A.bit	2	1	-	A.bit ← 1			
		PSW.bit	3	4	_	PSW.bit ← 1	×	×	×
	E	!addr16.bit	4	2	-	(addr16).bit ← 1			
		ES:!addr16.bit	5	3	-	(ES, addr16).bit ← 1			
		saddr.bit	3	2	-	(saddr).bit ← 1			
		sfr.bit	3	2	-	sfr.bit ← 1			
		[HL].bit	2	2	-	(HL).bit ← 1			
		ES:[HL].bit	3	3	-	(ES, HL).bit ← 1			
	CLR1	A.bit	2	1	-	A.bit ← 0			
		PSW.bit	3	4	-	$PSW.bit \leftarrow 0$	×	×	×
		!addr16.bit	4	2	-	(addr16).bit ← 0			
		ES:!addr16.bit	5	3	-	(ES, addr16).bit \leftarrow 0			
		saddr.bit	3	2	-	$(saddr.bit) \leftarrow 0$			
		sfr.bit	3	2	_	sfr.bit ← 0			
		[HL].bit	2	2	_	(HL).bit ← 0			
		ES:[HL].bit	3	3	-	(ES, HL).bit ← 0			
	SET1	CY	2	1	-	CY ← 1			1
	CLR1	CY	2	1	-	CY ← 0			0
	NOT1	CY	2	1	_	$CY \leftarrow \overline{CY}$			×

^{2.} Number of CPU clocks (fcLk) when the code flash memory area is accessed, or when the data flash memory area is accessed by an 8-bit instruction.

Table 5-7. Operation List of RL78-S3 Core (16/18)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag]
Group				Note 1	Note 2		Z	AC	CY
Call/ return	CALL	rp	2	3	_	$\begin{split} &(SP-2) \leftarrow (PC+2)s,(SP-3) \leftarrow (PC+2)H,\\ &(SP-4) \leftarrow (PC+2)L,PC \leftarrow CS,rp,\\ &SP \leftarrow SP-4 \end{split}$			
		\$!addr20	3	3	_	$(SP-2) \leftarrow (PC+3)s, (SP-3) \leftarrow (PC+3)H,$ $(SP-4) \leftarrow (PC+3)L, PC \leftarrow PC+3+jdisp16,$ $SP \leftarrow SP-4$			
		laddr16	3	3	_	$(SP-2) \leftarrow (PC+3)s, (SP-3) \leftarrow (PC+3)H,$ $(SP-4) \leftarrow (PC+3)L, PC \leftarrow 0000, addr16,$ $SP \leftarrow SP-4$			
		!!addr20	4	3	_	$\begin{split} &(SP-2) \leftarrow (PC+4)_S, (SP-3) \leftarrow (PC+4)_H, \\ &(SP-4) \leftarrow (PC+4)_L, PC \leftarrow addr20, \\ &SP \leftarrow SP-4 \end{split}$			
	CALLT	[addr5]	2	5	-	$(SP-2) \leftarrow (PC+2)s, (SP-3) \leftarrow (PC+2)H,$ $(SP-4) \leftarrow (PC+2)L, PCs \leftarrow 0000,$ $PCH \leftarrow (0000, addr5+1),$ $PCL \leftarrow (0000, addr5),$ $SP \leftarrow SP-4$			
BF	BRK	-	2	5	-	$(SP-1) \leftarrow PSW, (SP-2) \leftarrow (PC+2)s,$ $(SP-3) \leftarrow (PC+2)H, (SP-4) \leftarrow (PC+2)L,$ $PCs \leftarrow 0000,$ $PCH \leftarrow (0007FH), PCL \leftarrow (0007EH),$ $SP \leftarrow SP-4, IE \leftarrow 0$			
	RET	-	1	6	_	$PCL \leftarrow (SP), PCH \leftarrow (SP+1),$ $PCs \leftarrow (SP+2), SP \leftarrow SP+4$			
F	RETI	-	2	6	_	$\begin{aligned} & PC_L \leftarrow (SP), \ PC_H \leftarrow (SP+1), \\ & PC_S \leftarrow (SP+2), \ PSW \leftarrow (SP+3), \\ & SP \leftarrow SP+4 \end{aligned}$	R	R	R
	RETB	-	2	6	_	$\begin{aligned} & PC_L \leftarrow (SP), \ PC_H \leftarrow (SP+1), \\ & PC_S \leftarrow (SP+2), \ PSW \leftarrow (SP+3), \\ & SP \leftarrow SP+4 \end{aligned}$	R	R	R

Notes 1. Number of CPU clocks (fclk) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

^{2.} Number of CPU clocks (fclk) when the code flash memory area is accessed, or when the data flash memory area is accessed by an 8-bit instruction.

Table 5-7. Operation List of RL78-S3 Core (17/18)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag	l
Group				Note 1	Note 2		Z	AC	CY
Stack	PUSH	PSW	2	1	-	$(SP-1) \leftarrow PSW, (SP-2) \leftarrow 00H,$			
manipulate						SP ← SP-2			
		rp	1	1	_	$(SP-1) \leftarrow rp_H, (SP-2) \leftarrow rp_L,$			
						SP ← SP – 2			
	POP	PSW	2	3	_	$PSW \leftarrow (SP+1), SP \leftarrow SP + 2$	R	R	R
		rp	1	1	_	$rp \perp \leftarrow (SP), rp \vdash \leftarrow (SP+1), SP \leftarrow SP + 2$			
	MOVW	SP, #word	4	1	_	$SP \leftarrow word$			
		SP, AX	2	1	_	$SP \leftarrow AX$			
		AX, SP	2	1	_	$AX \leftarrow SP$			
		HL, SP	3	1	_	HL ← SP			
		BC, SP	3	1	_	BC ← SP			
		DE, SP	3	1	-	$DE \leftarrow SP$			
	ADDW	SP, #byte	2	1	-	$SP \leftarrow SP + byte$			
	SUBW	SP, #byte	2	1	_	$SP \leftarrow SP - byte$			
Unconditional	-	AX	2	3	_	$PC \leftarrow CS, AX$			
branch		\$addr20	2	3	_	$PC \leftarrow PC + 2 + jdisp8$			
		\$!addr20	3	3	-	$PC \leftarrow PC + 3 + jdisp16$			
		!addr16	3	3	_	PC ← 0000, addr16			
		!!addr20	4	3	_	PC ← addr20			
Conditional	ВС	\$addr20	2	2/4 Note3	_	$PC \leftarrow PC + 2 + jdisp8 \text{ if } CY = 1$			
branch	BNC	\$addr20	2	2/4 Note3	-	$PC \leftarrow PC + 2 + jdisp8 \text{ if } CY = 0$			
	BZ	\$addr20	2	2/4 Note3	-	$PC \leftarrow PC + 2 + jdisp8 \text{ if } Z = 1$			
	BNZ	\$addr20	2	2/4 Note3	_	$PC \leftarrow PC + 2 + jdisp8 \text{ if } Z = 0$			
	ВН	\$addr20	3	2/4 Note3	_	$PC \leftarrow PC + 3 + jdisp8 \text{ if } (Z \lor CY) = 0$			
	BNH	\$addr20	3	2/4 Note3	_	$PC \leftarrow PC + 3 + jdisp8 \text{ if } (Z \lor CY)=1$			
	ВТ	saddr.bit, \$addr20	4	3/5 Note3	_	$PC \leftarrow PC + 4 + jdisp8 \text{ if (saddr).bit} = 1$			
		sfr.bit, \$addr20	4	3/5 Note3	_	$PC \leftarrow PC + 4 + jdisp8 \text{ if sfr.bit} = 1$			
		A.bit, \$addr20	3	3/5 Note3	_	PC ← PC + 3 + jdisp8 if A.bit = 1			
		PSW.bit, \$addr20	4	3/5 Note3	_	PC ← PC + 4 + jdisp8 if PSW.bit = 1			
		[HL].bit, \$addr20	3	3/5 Note3	6/7	PC ← PC + 3 + jdisp8 if (HL).bit = 1			
		ES:[HL].bit, \$addr20	4	4/6 Note3	7/8	PC ← PC + 4 + jdisp8 if (ES, HL).bit = 1			

^{2.} Number of CPU clocks (fclk) when the code flash memory area is accessed, or when the data flash memory area is accessed by an 8-bit instruction.

^{3.} This indicates the number of clocks "when condition is not met/when condition is met".

Table 5-7. Operation List of RL78-S3 Core (18/18)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag	
Group				Note 1	Note 2		Z	AC (CY
Conditional	BF	saddr.bit, \$addr20	4	3/5 Note3	-	$PC \leftarrow PC + 4 + jdisp8 \text{ if (saddr).bit} = 0$			
branch		sfr.bit, \$addr20	4	3/5 Note3	-	$PC \leftarrow PC + 4 + jdisp8 \text{ if sfr.bit} = 0$			
		A.bit, \$addr20	3	3/5 Note3	_	$PC \leftarrow PC + 3 + jdisp8 \text{ if A.bit} = 0$			
		PSW.bit, \$addr20	4	3/5 Note3	_	$PC \leftarrow PC + 4 + jdisp8 \text{ if PSW.bit} = 0$			
		[HL].bit, \$addr20	3	3/5 Note3	6/7	$PC \leftarrow PC + 3 + jdisp8 \text{ if (HL).bit} = 0$			
		ES:[HL].bit, \$addr20	4	4/6 Note3	7/8	$PC \leftarrow PC + 4 + jdisp8 \text{ if (ES, HL).bit} = 0$			
E	BTCLR	saddr.bit, \$addr20	4	3/5 Note3	-	$PC \leftarrow PC + 4 + jdisp8 \text{ if (saddr).bit} = 1$ then reset (saddr).bit			
		sfr.bit, \$addr20	4	3/5 Note3	_	PC ← PC + 4 + jdisp8 if sfr.bit = 1 then reset sfr.bit			
		A.bit, \$addr20	3	3/5 Note3	_	PC ← PC + 3 + jdisp8 if A.bit = 1 then reset A.bit			
		PSW.bit, \$addr20	4	3/5 Note3	_	PC ← PC + 4 + jdisp8 if PSW.bit = 1 then reset PSW.bit	×	×	×
		[HL].bit, \$addr20	3	3/5 Note3	_	PC ← PC + 3 + jdisp8 if (HL).bit = 1 then reset (HL).bit			
		ES:[HL].bit, \$addr20	4	4/6 Note3	_	PC ← PC + 4 + jdisp8 if (ES, HL).bit = 1 then reset (ES, HL).bit			
Conditional	SKC		2	1	-	Next instruction skip if CY = 1			
skip	SKNC	-	2	1	-	Next instruction skip if CY = 0			
	SKZ	-	2	1	_	Next instruction skip if Z = 1			
	SKNZ	_	2	1	_	Next instruction skip if Z = 0			
	SKH	_	2	1	_	Next instruction skip if $(Z \lor CY)=0$			
	SKNH	_	2	1	_	Next instruction skip if $(Z \lor CY)=1$			
CPU	SEL Note4	RBn	2	1	-	$RBS[1:0] \leftarrow n$			
control	NOP	_	1	1	-	No Operation			
	El	-	3	4	-	$IE \leftarrow 1$ (Enable Interrupt)			
	DI	_	3	4	-	$IE \leftarrow 0$ (Disable Interrupt)			
	HALT	-	2	3	-	Set HALT Mode			
	STOP	-	2	3	- -	Set STOP Mode			

- 3. This indicates the number of clocks "when condition is not met/when condition is met".
- **4.** n indicates the number of register banks (n = 0 to 3)



^{2.} Number of CPU clocks (fcLK) when the code flash memory area is accessed, or when the data flash memory area is accessed by an 8-bit instruction.

5.6 Instruction Format

Instructions consist of fixed opcodes followed by operands. Their formats are listed below.

Table 5-8. List of Instruction Formats (1/30)

Mnemonic	Operands			Opcode			
		1st	2nd	3rd	4th	5th	
MOV	X, #byte	50	data	-	-	-	
	A, #byte	51	data	-	_	-	
	C, #byte	52	data	-	_	-	
	B, #byte	53	data	-	_	_	
	E, #byte	54	data	-	_	-	
	D, #byte	55	data	-	_	-	
	L, #byte	56	data	-	-	-	
	H, #byte	57	data	-	_	-	
	saddr, #byte	CD	saddr	data	_	-	
	sfr, #byte	CE	sfr	data	-	-	
	!addr16,#byte	CF	adrl	adrh	data	-	
	A, X	60	-	-	_	-	
	A, C	62	-	-	-	-	
	A, B	63	-	-	_	-	
	A, E	64	-	-	_	_	
	A, D	65	-	-	_	_	
	A, L	66	-	-	_	-	
	A, H	67	-	-	_	-	
	X, A	70	-	-	_	_	
	C, A	72	-	-	_	_	
	B, A	73	-	-	_	-	
	E, A	74	-	-	_	_	
	D, A	75	-	-	_	-	
	L, A	76	-	-	_	-	
	H, A	77	-	_	-	-	
	A, saddr	8D	saddr	-	_	-	
	saddr, A	9D	saddr	-	_	_	
	A, sfr	8E	sfr	-	-	-	
	sfr, A	9E	sfr	-	-	-	
	A, !addr16	8F	adrl	adrh	_	-	
	!addr16, A	9F	adrl	adrh	_	_	
	PSW, #byte	CE	FA	data	_	-	
	A, PSW	8E	FA	-	_	_	
	PSW, A	9E	FA		_		
	ES, #byte	41	data	-	_	-	
	ES, saddr	61	В8	saddr	_	-	
	A, ES	8E	FD	-	_	-	
	ES, A	9E	FD	-	_	-	
	CS, #byte	CE	FC	data	_	_	

Table 5-8. List of Instruction Formats (2/30)

Mnemonic	Operands			Opcode		
		1st	2nd	3rd	4th	5th
MOV	A, CS	8E	FC	_	-	_
	CS, A	9E	FC	-	-	_
	A, [DE]	89	-	_	-	_
	[DE], A	99	-	_	-	_
	[DE+byte],#byte	CA	adr	data	-	_
	A, [DE+byte]	8A	adr	_	-	_
	[DE+byte], A	9A	adr	_	-	_
	A, [HL]	8B	-	_	-	_
	[HL], A	9B	-	_	-	_
	[HL+byte],#byte	СС	adr	data	_	_
	A, [HL+byte]	8C	adr	_	-	_
	[HL+byte], A	9C	adr	_	-	_
	A, [HL+B]	61	C9	_	_	-
	[HL+B], A	61	D9	_		
	A, [HL+C]	61	E9	=	=	_
	[HL+C], A	61	F9	_	_	_
	word[B], #byte	19	adrl	adrh	data	_
	A, word[B]	09	adrl	adrh	-	_
	word[B], A	18	adrl	adrh	-	_
	word[C], #byte	38	adrl	adrh	data	_
	A, word[C]	29	adrl	adrh	-	_
	word[C], A	28	adrl	adrh	_	_
	word[BC], #byte	39	adrl	adrh	data	_
	A, word[BC]	49	adrl	adrh	_	_
	word[BC], A	48	adrl	adrh	_	_
	[SP+byte], #byte	C8	adr	data	-	_
	A, [SP+byte]	88	adr	_	-	_
	[SP+byte], A	98	adr	_	-	_
	B, saddr	E8	saddr	_	_	_
	B, !addr16	E9	adrl	adrh	-	_
	C, saddr	F8	saddr	_	_	-
	C, !addr16	F9	adrl	adrh	_	_
	X, saddr	D8	saddr	_	_	-
	X, !addr16	D9	adrl	adrh	_	-
	ES:!addr16, #byte	11	CF	adrl	adrh	data
	A, ES:!addr16	11	8F	adrl	adrh	-
	ES:laddr16, A	11	9F	adrl	adrh	
	A, ES:[DE]	11	89	_	_	_
	ES:[DE], A	11	99	_	_	_
	ES:[DE+byte], #byte	11	CA	adr	data	_
	A, ES:[DE+byte]	11	8A	adr	_	_
	ES:[DE+byte], A	11	9A	adr	_	_
	A, ES:[HL]	11	8B	_	_	_

Table 5-8. List of Instruction Formats (3/30)

Mnemonic	Operands	Opcode						
		1st	2nd	3rd	4th	5th		
MOV	ES:[HL], A	11	9B	_	_	_		
	ES:[HL+byte], #byte	11	CC	adr	data	_		
	A, ES:[HL+byte]	11	8C	adr	_	_		
	ES:[HL+byte], A	11	9C	adr	_	_		
	A, ES:[HL+B]	11	61	C9	_	_		
	ES:[HL+B], A	11	61	D9	_	-		
	A, ES:[HL+C]	11	61	E9	_	-		
	ES:[HL+C], A	11	61	F9	_	-		
	ES:word[B], #byte	11	19	adrl	adrh	data		
	A, ES:word[B]	11	09	adrl	adrh	_		
	ES:word[B], A	11	18	adrl	adrh	_		
	ES:word[C], #byte	11	38	adrl	adrh	data		
	A, ES:word[C]	11	29	adrl	adrh	_		
	ES:word[C], A	11	28	adrl	adrh	_		
	ES:word[BC], #byte	11	39	adrl	adrh	data		
	A, ES:word[BC]	11	49	adrl	adrh	_		
	ES:word[BC], A	11	48	adrl	adrh	_		
	B, ES:!addr16	11	E9	adrl	adrh	_		
	C, ES:!addr16	11	F9	adrl	adrh	_		
	X, ES:!addr16	11	D9	adrl	adrh	_		
XCH	A, X	08	_	_	_	_		
	A, C	61	8A	_	_	_		
	A, B	61	8B	_	_	_		
	A, E	61	8C	_	_	_		
	A, D	61	8D	_	_	_		
	A, L	61	8E	_	_	_		
	A, H	61	8F	_	_	_		
	A, saddr	61	A8	saddr	_	_		
	A, sfr	61	AB	sfr	_	_		
	A, !addr16	61	AA	adrl	adrh	_		
	A, [DE]	61	AE	_	_	_		
	A, [DE+byte]	61	AF	adr	_	_		
	A, [HL]	61	AC	_	_	_		
	A, [HL+byte]	61	AD	adr	_	_		
	A, [HL+B]	61	B9	_	_	_		
	A, [HL+C]	61	A9	_	_	_		
	A, ES:!addr16	11	61	AA	adrl	adrh		
	A, ES: [DE]	11	61	AE	_	_		
	A, ES: [DE+byte]	11	61	AF	adr	_		
	A, ES: [HL]	11	61	AC	_	_		
	A, ES: [HL+byte]	11	61	AD	adr			
	A, ES: [HL+B]	11	61	B9	_	_		
	A, ES: [HL+C]	11	61	A9	_	_		

Table 5-8. List of Instruction Formats (4/30)

Mnemonic	Operands			Opcode		
		1st	2nd	3rd	4th	5th
ONEB	Α	E1	_	_	_	_
	Х	E0	_	_	_	_
	В	E3	_	_	_	_
	С	E2	_	_	_	_
	saddr	E4	saddr	_	_	_
	!addr16	E5	adrl	adrh	_	_
	ES:!addr16	11	E5	adrl	adrh	_
CLRB	Α	F1	_	_	-	_
	Х	F0	_	_	_	_
	В	F3	_	_	-	_
	С	F2	_	_	_	_
	saddr	F4	saddr	_	_	_
	!addr16	F5	adr1	adrh	_	_
	ES:!addr16	11	F5	adr1	adrh	_
MOVS	[HL+byte], X	61	CE	adr	_	_
	ES: [HL+byte], X	11	61	CE	adr	_
MOVW	AX, #word	30	datal	datah	_	_
	BC, #word	32	datal	datah	_	_
	DE, #word	34	datal	datah	_	_
	HL, #word	36	datal	datah	_	_
	saddrp,#word	C9	saddr	datal	datah	_
	sfrp,#word	СВ	sfr	datal	datah	_
	AX, saddrp	AD	saddr	_	_	_
	saddrp, AX	BD	saddr	_	_	_
	AX, sfrp	AE	sfr	_	_	_
	sfrp, AX	BE	sfr	_	_	_
	AX, BC	13	_	_	_	_
	AX, DE	15	_	_	_	_
	AX, HL	17	_	_	_	_
	BC, AX	12	_	_	_	_
	DE, AX	14	_	_	_	_
	HL, AX	16	_	_	_	_
	AX, !addr16	AF	adrl	adrh	_	_
	!addr16, AX	BF	adrl	adrh	_	_
	AX, [DE]	A9	_	_	_	_
	[DE], AX	B9	_	_	_	_
	AX, [DE+byte]	AA	adr	_	_	_
	[DE+byte], AX	BA	adr			
	AX, [HL]	AB		_	_	_
	[HL], AX	BB	_		_	_
	AX, [HL+byte]	AC	adr		_	_
	[HL+byte], AX	BC	adr	_	_	_
	AX,word[B]	59	adrl	adrh	_	_

Table 5-8. List of Instruction Formats (5/30)

Mnemonic	Operands			Opcode		
		1st	2nd	3rd	4th	5th
MOVW	word[B], AX	58	adrl	adrh	_	_
	AX,word[C]	69	adrl	adrh	_	_
	word[C], AX	68	adrl	adrh	-	-
	AX,word[BC]	79	adrl	adrh	-	-
	word[BC], AX	78	adrl	adrh	-	-
	AX, [SP+byte]	A8	adr	_	-	ı
	[SP+byte], AX	B8	adr	_	_	_
	BC, saddrp	DA	saddr	_	_	_
	BC, !addr16	DB	adrl	adrh	_	_
	DE, saddrp	EA	saddr	-	_	_
	DE, !addr16	EB	adrl	adrh	-	-
	HL, saddrp	FA	saddr	_	_	_
	HL, !addr16	FB	adrl	adrh	_	_
	AX, ES:!addr16	11	AF	adrl	adrh	_
	ES:!addr16, AX	11	BF	adrl	adrh	_
	AX, ES:[DE]	11	A9	_	-	1
	ES:[DE], AX	11	В9	_	_	_
	AX, ES:[DE+byte]	11	A4	adr	_	_
	ES:[DE+byte], AX	11	ВА	adr	-	1
	AX, ES:[HL]	11	AB	_	-	-
	ES:[HL], AX	11	BB	_	_	_
	AX, ES:[HL+byte]	11	AC	adr	-	1
	ES:[HL+byte], AX	11	ВС	adr	-	-
	AX, ES:word[B]	11	59	adrl	adrh	_
	ES:word[B], AX	11	58	adrl	adrh	ı
	AX, ES:word[C]	11	69	adrl	adrh	-
	ES:word[C], AX	11	68	adrl	adrh	_
	AX, ES:word[BC]	11	79	adrl	adrh	ı
	ES:word[BC], AX	11	78	adrl	adrh	_
	BC, ES:laddr16	11	DB	adrl	adrh	_
	DE, ES:!addr16	11	EB	adrl	adrh	_
	HL, ES:!addr16	11	FB	adrl	adrh	_
XCHW	AX, BC	33	_	_	-	_
	AX, DE	35	_	_	_	_
	AX, HL	37	_	_	-	_
ONEW	AX	E6	_	_	-	_
	ВС	E7	_	_	_	_
CLRW	AX	F6	_	_	_	_
	ВС	F7	_	_	_	_

Table 5-8. List of Instruction Formats (6/30)

Operands			Opcode			
·	1st	2nd	3rd	4th	5th	
A, #byte			-		_	
			data		_	
			_	_	_	
	61	0A	_	_	_	
		0B		_	_	
	61	0C		_	_	
					_	
			_	_	_	
			_	_	_	
					_	
					_	
					_	
				_	_	
			_	_	_	
			_	_	_	
			_	_	_	
					_	
			_	_	_	
	1		adrh	_	_	
			_	_	_	
			_	_	_	
					_	
					_	
					_	
					_	
					_	
					_	
					_	
					_	
				_	_	
				_	_	
					_	
					_	
					_	
			_	_	_	
			_	_	_	
E, A	61	14			_	
		14	_	_	_	
	A, #byte saddr, #byte A, X A, C A, B A, E A, D A, L A, H X, A A, A C, A B, A E, A D, A L, A H, A A, saddr A, !addr16 A, [HL] A, [HL+B] A, [HL+C] A, ES:!addr16 A, ES:[HL] A, ES:[HL+byte] A, ES:[HL+B] A, ES:[HL+C] A, #byte saddr, #byte A, X A, C A, B A, E A, D A, L A, H X, A C, A B, A	A, #byte OC saddr, #byte OA A, X 61 A, B 61 A, E 61 A, D 61 A, L 61 A, A 61 X, A 61 A, A 61 C, A 61 B, A 61 E, A 61 D, A 61 L, A 61 H, A 61 A, saddr 0B A, laddr16 0F A, [HL] 0D A, [HL+byte] 0E A, [HL+byte] 0E A, [HL+B] 61 A, ES:[HL] 11 A, ES:[HL+B] 11 A, ES:[HL+C] 11 A, W 61 A, B 61 A, B 61 A, B 61 A, E 61 A, B 61 A, C 61 A, B 61 A, B 61 A, A	A, #byte OC data saddr, #byte 0A saddr A, X 61 08 A, C 61 0A A, B 61 0B A, E 61 0C A, D 61 0D A, L 61 0E A, H 61 0F X, A 61 00 A, A 61 01 C, A 61 02 B, A 61 02 B, A 61 03 E, A 61 03 E, A 61 05 L, A 61 05 L, A 61 05 L, A 61 07 A, saddr 0B saddr A, Ill-Hebytel 0E adr A, [HL+Bytel] 0E adr A, [HL+Bytel] 0E adr A, ES:[HL] 11 0F A, ES:[HL+Bytel] </td <td> 1st</td> <td> 1st 2nd 3rd 4th A, #byte 0C data - - </td>	1st	1st 2nd 3rd 4th A, #byte 0C data - -	

Table 5-8. List of Instruction Formats (7/30)

Mnemonic	Operands			Opcode		
		1st	2nd	3rd	4th	5th
ADDC	L, A	61	16	_	ı	_
	H, A	61	17	_	ı	_
	A, saddr	1B	saddr	_	_	_
	A, !addr16	1F	adrl	adrh	Ι	_
	A, [HL]	1D	-	_	Ι	_
	A, [HL+byte]	1E	adr	_	ı	_
	A, [HL+B]	61	90	_	ı	_
	A, [HL+C]	61	92	_	_	_
	A, ES:!addr16	11	1F	adrl	adrh	_
	A, ES:[HL]	11	1D	_	_	-
	A, ES:[HL+byte]	11	1E	adr	_	-
	A, ES:[HL+B]	11	61	90	_	_
	A, ES:[HL+C]	11	61	92	_	-
SUB	A, #byte	2C	data	_	_	_
	saddr, #byte	2A	saddr	data	_	_
	A, X	61	28	_	_	_
	A, C	61	2A	_	_	_
	A, B	61	2B	_	_	_
	A, E	61	2C	_	_	_
	A, D	61	2D	_	_	_
	A, L	61	2E	_	_	_
	A, H	61	2F	_	_	_
	X, A	61	20	_	_	_
	A, A	61	21	_	_	_
	C, A	61	30	_	1	_
	B, A	61	23	_	_	_
	E, A	61	24	_	_	_
	D, A	61	25	_	1	_
	L, A	61	26	_	_	_
	H, A	61	27	_	_	_
	A, saddr	2B	saddr	_	_	_
	A, !addr16	2F	adrl	adrh	_	_
	A, [HL]	2D	-	_	_	_
	A, [HL+byte]	2E	adr	-	_	_
	A, [HL+B]	61	A0	-	_	_
	A, [HL+C]	61	A2	_	_	_
	A, ES:laddr16	11	2F	adrl	adrh	-
	A, ES:[HL]	11	2D	_	_	_
	A, ES:[HL+byte]	11	2E	adr	_	_
	A, ES:[HL+B]	11	61	A0	_	_
	A, ES:[HL+C]	11	61	A2	_	_

Table 5-8. List of Instruction Formats (8/30)

Mnemonic	Operands	Opcode						
		1st	2nd	3rd	4th	5th		
SUBC	A, #byte	3C	data	_	_	_		
	saddr, #byte	3A	saddr	data	-	_		
	A, X	61	38	_	-	_		
	A, C	61	ЗА	_	_	_		
	A, B	61	3B	_	-	_		
	A, E	61	3C	_	-	_		
	A, D	61	3D	_	_	_		
	A, L	61	3E	_	_	_		
	A, H	61	3F	_	_	_		
	X, A	61	30	_	_	_		
	A, A	61	31	_	_	_		
	C, A	61	32	_	_	_		
	B, A	61	33	_	_	_		
	E, A	61	34	_	_	_		
	D, A	61	35	_	_	_		
	L, A	61	36	_	_	_		
	H, A	61	37	_	_	_		
	A, saddr	3B	saddr	_	_	_		
	A, !addr16	3F	adrl	adrh	_	_		
	A, [HL]	3D	_	_		_		
	A, [HL+byte]	3E	adr	_	_	_		
	A, [HL+B]	61	В0	_	_	_		
	A, [HL+C]	61	B2	_	_	_		
	A, ES:!addr16	11	3F	adrl	adrh	_		
	A, ES:[HL]	11	3D	_	-	_		
	A, ES:[HL+byte]	11	3E	adr	_	_		
	A, ES:[HL+B]	11	61	B0	_	_		
	A, ES:[HL+C]	11	61	B2	_	_		
AND	A, #byte	5C	data	-	_	_		
	saddr, #byte	5A	saddr	data	_	_		
	A, X	61	58	_	_	_		
	A, C	61	5A	_	_	_		
	A, B	61	5B	_	_	_		
	A, E	61	5C	_	_	_		
	A, D	61	5D	_	_			
	A, L	61	5E	_	_			
	A, H	61	5F	_	_	_		
	X, A	61	50	_		_		
	A, A	61	51					
	C, A	61	52	_	_	_		
	В, А	61	53	_		_		
	E, A	61	54	_	_	_		
				_	_	_		
	D, A	61	55	_	_			

Table 5-8. List of Instruction Formats (9/30)

Mnemonic	Operands			Opcode		
		1st	2nd	3rd	4th	5th
AND	L, A	61	56	_	_	_
	H, A	61	57	_	_	_
	A, saddr	5B	saddr	_	_	_
	A, !addr16	5F	adrl	adrh	_	_
	A, [HL]	5D	_	_	_	_
	A, [HL+byte]	5E	adr	_	_	_
	A, [HL+B]	61	D0	_	-	_
	A, [HL+C]	61	D2	_	_	_
	A, ES:!addr16	11	5F	adrl	adrh	_
	A, ES:[HL]	11	5D	_	-	_
	A, ES:[HL+byte]	11	5E	adr	-	_
	A, ES:[HL+B]	11	61	D0	_	_
	A, ES:[HL+C]	11	61	D2	_	_
OR	A, #byte	6C	data	_	_	_
	saddr, #byte	6A	saddr	data	_	_
	A, X	61	68	_	_	_
	A, C	61	6A	_	_	_
	A, B	61	6B	_	_	_
	A, E	61	6C	_	_	_
	A, D	61	6D	_	-	_
	A, L	61	6E	_	_	_
	A, H	61	6F	_	-	_
	X, A	61	60	_	-	_
	A, A	61	61	_	-	_
	C, A	61	62	_	_	_
	B, A	61	63	_	_	_
	E, A	61	64	_	_	_
	D, A	61	65	_	_	_
	L, A	61	66	_	_	_
	H, A	61	67	_	_	_
	A, saddr	6B	saddr	_	_	_
	A, !addr16	6F	adrl	adrh	_	_
	A, [HL]	6D	_	_	_	_
	A, [HL+byte]	6E	adr	_	_	_
	A, [HL+B]	61	E0	_	_	_
	A, [HL+C]	61	E2	_	-	_
	A, ES:!addr16	11	6F	adrl	adrh	-
	A, ES:[HL]	11	6D	_	_	_
	A, ES:[HL+byte]	11	6E	adr	_	_
	A, ES:[HL+B]	11	61	E0	_	_
	A, ES:[HL+C]	11	61	E2	_	_

Table 5-8. List of Instruction Formats (10/30)

Mnemonic	Operands			Opcode		
		1st	2nd	3rd	4th	5th
XOR	A, #byte	7C	data	_	_	_
	saddr, #byte	7A	saddr	data	_	_
	A, X	61	78	_	_	_
	A, C	61	7A	_	_	_
	A, B	61	7B	_	_	_
	A, E	61	7C	_	_	_
	A, D	61	7D	_	_	_
	A, L	61	7E	_	_	_
	A, H	61	7F	_	_	_
	X, A	61	70	_	_	_
	A, A	61	71	_	_	_
	C, A	61	72	_	_	_
	B, A	61	73	_	_	_
	E, A	61	74	_	_	_
	D, A	61	75	_	_	_
	L, A	61	76	_	_	_
	H, A	61	77	_	_	_
	A, saddr	7B	saddr	_	_	_
	A, !addr16	7F	adrl	adrh	_	_
	A, [HL]	7D	_	_	_	_
	A, [HL+byte]	7E	adr	_	_	_
	A, [HL+B]	61	F0	_	_	_
	A, [HL+C]	61	F2	_	_	_
	A, ES:!addr16	11	7F	adrl	adrh	_
	A, ES:[HL]	11	7D	_	_	_
	A, ES:[HL+byte]	11	7E	adr	_	_
	A, ES:[HL+B]	11	61	F0	_	_
	A, ES:[HL+C]	11	61	F2	_	_
CMP	A, #byte	4C	data	_	_	_
	saddr, #byte	4A	saddr	data	_	_
	A, X	61	48	_	_	_
	A, C	61	4A	_	_	_
	A, B	61	4B	_	_	_
	A, E	61	4C	_	_	_
	A, D	61	4D	_	_	_
	A, L	61	4E	_	_	_
	A, H	61	4F	_	_	_
	X, A	61	40	_	_	_
	A, A	61	41		_	
	C, A	61	42	_	_	_
	В, А	61	43	 		_
				_	_	_
				_	_	_
	E, A D, A	61 61	44 45	_		

Table 5-8. List of Instruction Formats (11/30)

Mnemonic	Operands			Opcode		
		1st	2nd	3rd	4th	5th
CMP	L, A	61	46	_	_	_
	H, A	61	47	_	_	_
	A, saddr	4B	saddr	_	_	_
	A, !addr16	4F	adrl	adrh	-	_
	A, [HL]	4D	_	_	_	_
	A, [HL+byte]	4E	adr	_	_	_
	A, [HL+B]	61	C0	_	-	_
	A, [HL+C]	61	C2	_	_	_
	!addr16, #byte	40	adrl	adrh	data	_
	A, ES:!addr16	11	4F	adrl	adrh	_
	A, ES:[HL]	11	4D	_	_	_
	A, ES:[HL+byte]	11	4E	adr	_	_
	A, ES:[HL+B]	11	61	C0	_	_
	A, ES:[HL+C]	11	61	C2	_	_
	ES:!addr16, #byte	11	40	adrl	adrh	data
CMP0	Α	D1	_	_	_	_
	Х	D0	_	_	_	_
	В	D3	_	_	_	_
	С	D2	_	_	_	_
	saddr	D4	saddr	_	_	_
	!addr16	D5	adrl	adrh	_	_
	ES:!addr16	11	D5	adrl	adrh	_
CMPS	X, [HL+byte]	61	DE	adr	_	_
	X, ES:[HL+byte]	11	61	DE	adr	_
ADDW	AX, #word	04	datal	datah	_	_
	AX, AX	01	_	_	_	_
	AX, BC	03	_	_	_	_
	AX, DE	05	_	_	_	_
	AX, HL	07	_	_	_	_
	AX, saddrp	06	saddr	_	_	_
	AX, !addr16	02	adrl	adrh	_	_
	AX, [HL+byte]	61	09	adr	_	_
	AX, ES:!addr16	11	02	adrl	adrh	_
	AX, ES:[HL+byte]	11	61	09	adr	_
SUBW	AX, #word	24	datal	datah	_	_
	AX, BC	23	_	_	_	_
	AX, DE	25	_	_	_	_
	AX, HL	27	_	_	_	_
	AX, saddrp	26	saddr	_	_	_
	AX, !addr16	22	adrl	adrh	_	_
	AX, [HL+byte]	61	29	adr	_	
	AX, [FILTByte] AX, ES:!addr16	11	22	adrl	adrh	
	AX, ES:[HL+byte]	11	61	29	adr	_

Table 5-8. List of Instruction Formats (12/30)

Mnemonic	Operands		Opcode						
		1st	2nd	3rd	4th	5th			
CMPW	AX, #word	44	datal	datah	_	_			
	AX, BC	43	_	_	_	_			
	AX, DE	45	_	_	_	_			
	AX, HL	47	_	_	-	_			
	AX, saddrp	46	saddr	_	-	_			
	AX, !addr16	42	adrl	adrh	-	_			
	AX, [HL+byte]	61	49	adr	_	_			
	AX, ES:!addr16	11	42	adrl	adrh	_			
	AX, ES:[HL+byte]	11	61	49	adr	_			
MULU	Х	D6	_	_	_	_			
MULHU ^{Note}		CEH	FBH	01H	_	_			
MULH ^{Note}		CEH	FBH	02H	-	_			
DIVHU ^{Note}		CEH	FBH	03H	_	_			
DIVWU ^{Note}		CEH	FBH	04H	_	_			
MACHU ^{Note}		CEH	FBH	05H	_	_			
MACH ^{Note}		CEH	FBH	06H	_	_			
INC	Х	80	_	_	_	_			
	Α	81	_	_	_	_			
	С	82	_	_	_	_			
	В	83	_	_	_	_			
	Е	84	_	_	_	_			
	D	85	_	_	-	_			
	L	86	_	_	_	_			
	Н	87	_	_	_	_			
	saddr	A4	saddr	_	_	_			
	!addr16	A0	adrl	adrh	_	_			
	[HL+byte]	61	59	adr	_	_			
	ES:!addr16	11	A0	adrl	adrh	_			
	ES:[HL+byte]	11	61	59	adr	_			
DEC	Х	90	_	_	_	_			
	Α	91		-	_	_			
	С	92	_	_	_	_			
	В	93	_	_	_	_			
	Е	94	_	_	_	_			
	D	95	_	_	_	_			
	L	96	_	_	_	_			
	Н	97	_	_	-	_			
	saddr	B4	saddr	_	_	_			
	!addr16	В0	adrl	adrh	_	_			
	[HL+byte]	61	69	adr	_	_			
	ES:!addr16	11	В0	adrl	adrh	_			
	ES:[HL+byte]	11	61	69	adr	_			

Note This extended instruction is mounted only on the RL78-S3 core.

<R>

Table 5-8. List of Instruction Formats (13/30)

Mnemonic	Operands		Opcode						
		1st	2nd	3rd	4th	5th			
INCW	AX	A1	_	_	_	_			
	BC	A3	_	_	_	_			
	DE	A5	_	_	_	_			
	HL	A7	_	_	_	_			
	saddrp	A6	saddr	_	_	_			
	!addr16	A2	adrl	adrh	_	_			
	[HL+byte]	61	79	adr	_	_			
	ES:!addr16	11	A2	adrl	adrh	_			
	ES:[HL+byte]	11	61	79	adr	_			
DECW	AX	B1	_	_	_	_			
	BC	В3	_	_	_	_			
	DE	B5	_	_	_	_			
	HL	B7	_	_	_	_			
	saddrp	В6	saddr	_	_	-			
	!addr16	B2	adrl	adrh	_	-			
	[HL+byte]	61	89	adr	_	_			
	ES:!addr16	11	B2	adrl	adrh	_			
	ES:[HL+byte]	11	61	89	adr	_			
SHR	A, 1	31	1A	_	_	_			
	A, 2	31	2A	_	_	_			
	A, 3	31	3A	_	_	_			
	A, 4	31	4A	_	_	_			
	A, 5	31	5A	_	_	_			
	A, 6	31	6A	_	_	_			
	A, 7	31	7A	_	_	_			
SHRW	AX, 1	31	1E	_	_	_			
	AX, 2	31	2E	_	_	_			
	AX, 3	31	3E	_	_	_			
	AX, 4	31	4E	_	_	_			
	AX, 5	31	5E	_	_	_			
	AX, 6	31	6E	_	_	_			
	AX, 7	31	7E	_	_	_			
	AX, 8	31	8E	_	-	_			
	AX, 9	31	9E	_	_	_			
	AX, 10	31	AE	_	_	_			
	AX, 11	31	BE	_	_	_			
	AX, 12	31	CE	_	_	_			
	AX, 13	31	DE	_	_	_			
	AX, 14	31	EE	_	_	_			
	AX, 15	31	FE	_	_	_			

Table 5-8. List of Instruction Formats (14/30)

Mnemonic	Operands			Opcode		
		1st	2nd	3rd	4th	5th
SHL	A, 1	31	19	_	_	_
	A, 2	31	29	_	-	_
	A, 3	31	39	_	_	_
	A, 4	31	49	_	_	_
	A, 5	31	59	_	_	_
	A, 6	31	69	_	_	_
	A, 7	31	79	_	_	_
	B, 1	31	18	_	_	_
	B, 2	31	28	_	_	_
	В, 3	31	38	_	_	_
	B, 4	31	48	_	_	_
	B, 5	31	58	_	-	_
	B, 6	31	68	_	1	_
	B, 7	31	78	_	-	_
	C, 1	31	17	_	_	_
	C, 2	31	27	_	1	_
	C, 3	31	37	_	_	_
	C, 4	31	47	_	_	_
	C, 5	31	57	_	_	_
	C, 6	31	67	_	_	-
	C, 7	31	77	_	_	_
SHLW	AX, 1	31	1D	_	_	_
	AX, 2	31	2D	_	_	_
	AX, 3	31	3D	_	_	_
	AX, 4	31	4D	_	_	_
	AX, 5	31	5D	_	_	_
	AX, 6	31	6D	_	_	_
	AX, 7	31	7D	_	1	_
	AX, 8	31	8D	_	_	_
	AX, 9	31	9D	_	_	_
	AX, 10	31	AD	_	1	_
	AX, 11	31	BD	_	_	_
	AX, 12	31	CD	_	ı	_
	AX, 13	31	DD	_	_	_
	AX, 14	31	ED	_	_	_
	AX, 15	31	FD	_	_	_
	BC, 1	31	1C	_	_	_
	BC, 2	31	2C	_	_	_
	BC, 3	31	3C	_	_	_
	BC, 4	31	4C	_	_	_
	BC, 5	31	5C	_	_	_
	BC, 6	31	6C	_	_	_
	BC, 7	31	7C	_	_	_

Table 5-8. List of Instruction Formats (15/30)

Mnemonic	Operands			Opcode		
		1st	2nd	3rd	4th	5th
SHLW	BC, 8	31	8C	_	_	_
	BC, 9	31	9C	_		_
	BC, 10	31	AC	_	_	_
	BC, 11	31	ВС	_	_	_
	BC, 12	31	СС	_	-	_
	BC, 13	31	DC	_	-	_
	BC, 14	31	EC	_	1	_
	BC, 15	31	FC	_	-	_
SAR	A, 1	31	1B	_	-	_
	A, 2	31	2B	_	-	_
	A, 3	31	3B	_	_	_
	A, 4	31	4B	_	_	_
	A, 5	31	5B	_	_	_
	A, 6	31	6B	_	_	_
	A, 7	31	7B	_	_	_
SARW	AX, 1	31	1F	_	_	_
	AX, 2	31	2F	_	_	_
	AX, 3	31	3F	_	_	_
	AX, 4	31	4F	_	_	_
	AX, 5	31	5F	_	_	_
	AX, 6	31	6F	_	_	_
	AX, 7	31	7F	_	_	_
	AX, 8	31	8F	_	_	_
	AX, 9	31	9F	_	_	_
	AX, 10	31	AF	_	_	_
	AX, 11	31	BF	_	_	_
	AX, 12	31	CF	_	_	_
	AX, 13	31	DF	_	_	_
	AX, 14	31	EF	_	_	_
	AX, 15	31	FF	_	_	_
ROR	A, 1	61	DB	_	_	_
ROL	A, 1	61	EB	_	_	_
RORC	A, 1	61	FB	_	_	_
ROLC	A, 1	61	DC	_	_	_
ROLWC	AX, 1	61	EE	_	_	_
	BC, 1	61	FE	_	_	_
MOV1	CY, saddr.0	71	04	saddr	_	_
	CY, saddr.1	71	14	saddr	_	_
	CY, saddr.2	71	24	saddr	_	_
	CY, saddr.3	71	34	saddr	_	_
	CY, saddr.4	71	44	saddr	_	_
	CY, saddr.5	71	54	saddr	_	_
	CY, saddr.6	71	64	saddr	_	_

Table 5-8. List of Instruction Formats (16/30)

Mnemonic	Operands		Opcode						
		1st	2nd	3rd	4th	5th			
MOV1	CY, saddr.7	71	74	saddr	-	_			
	CY, sfr.0	71	0C	sfr	1	_			
	CY, sfr.1	71	1C	sfr	_	_			
	CY, sfr.2	71	2C	sfr	-	-			
	CY, sfr.3	71	3C	sfr	-	-			
	CY, sfr.4	71	4C	sfr	I	ı			
	CY, sfr.5	71	5C	sfr	I	ı			
	CY, sfr.6	71	6C	sfr	I	ı			
	CY, sfr.7	71	7C	sfr	I	ı			
	CY, A.0	71	8C	-	ı	ı			
	CY, A.1	71	9C	ı	I	ı			
	CY, A.2	71	AC	_					
	CY, A.3	71	ВС	_	П	_			
	CY, A.4	71	CC	_		_			
	CY, A.5	71	DC	ı	I	ı			
	CY, A.6	71	EC	-	ı	ı			
	CY, A.7	71	FC	-	-	-			
	CY, PSW.0	71	0C	FA	_	_			
	CY, PSW.1	71	1C	FA	_	_			
	CY, PSW.2	71	2C	FA	_	_			
	CY, PSW.3	71	3C	FA	1	_			
	CY, PSW.4	71	4C	FA	-	_			
	CY, PSW.5	71	5C	FA	-	_			
	CY, PSW.6	71	6C	FA	-	_			
	CY, PSW.7	71	7C	FA	_	-			
	CY, [HL].0	71	84	_	_	_			
	CY, [HL].1	71	94	_	_	_			
	CY, [HL].2	71	A4	_	-	_			
	CY, [HL].3	71	B4	_	_	_			
	CY, [HL].4	71	C4	_	_	_			
	CY, [HL].5	71	D4	_	_	_			
	CY, [HL].6	71	E4	_	_	_			
	CY, [HL].7	71	F4	_	1	-			
	saddr.0, CY	71	01	saddr	ı	-			
	saddr.1, CY	71	11	saddr	ı	-			
	saddr.2, CY	71	21	saddr					
	saddr.3, CY	71	31	saddr	ı	-			
	saddr.4, CY	71	41	saddr	ı	-			
	saddr.5, CY	71	51	saddr	_	_			
	saddr.6, CY	71	61	saddr	1	_			
	saddr.7, CY	71	71	saddr	_	-			

Table 5-8. List of Instruction Formats (17/30)

Mnemonic	Operands	Opcode						
		1st	2nd	3rd	4th	5th		
MOV1	sfr.0. CY	71	09	sfr	_	_		
	sfr.1. CY	71	19	sfr	_	_		
	sfr.2. CY	71	29	sfr	_	-		
	sfr.3. CY	71	39	sfr	-	ı		
	sfr.4. CY	71	49	sfr	1	I		
	sfr.5. CY	71	59	sfr	_	ı		
	sfr.6. CY	71	69	sfr	_	1		
	sfr.7. CY	71	79	sfr	_	1		
	A.0, CY	71	89	_	_	1		
	A.1, CY	71	99	_	1	1		
	A.2, CY	71	A9	_	_	ı		
	A.3, CY	71	B9	_	-	ı		
	A.4, CY	71	C9	_	1	1		
	A.5, CY	71	D9	_	-	_		
	A.6, CY	71	E9	_	-	_		
	A.7, CY	71	F9	_	_	ı		
	PSW.0, CY	71	09	FA	_	_		
	PSW.1, CY	71	19	FA	-	_		
	PSW.2, CY	71	29	FA	_	_		
	PSW.3, CY	71	39	FA	_	_		
	PSW.4, CY	71	49	FA	-	_		
	PSW.5, CY	71	59	FA	_	_		
	PSW.6, CY	71	69	FA	-	_		
	PSW.7, CY	71	79	FA	_	_		
	[HL].0, CY	71	81	_	_	_		
	[HL].1, CY	71	91	-	_	_		
	[HL].2, CY	71	A1	-	_	_		
	[HL].3, CY	71	B1	_	_	ı		
	[HL].4, CY	71	C1	_	-	ı		
	[HL].5, CY	71	D1	_	-	ı		
	[HL].6, CY	71	E1	_	1	1		
	[HL].7, CY	71	F1	-	-	1		
	CY, ES:[HL].0	11	71	84	-	1		
	CY, ES:[HL].1	11	71	94	-	-		
	CY, ES:[HL].2	11	71	A4	_	_		
	CY, ES:[HL].3	11	71	B4	_			
	CY, ES:[HL].4	11	71	C4	_	-		
	CY, ES:[HL].5	11	71	D4	_	-		
	CY, ES:[HL].6	11	71	E4	_	-		
	CY, ES:[HL].7	11	71	F4	_	-		

Table 5-8. List of Instruction Formats (18/30)

Mnemonic	Operands			Opcode		
		1st	2nd	3rd	4th	5th
MOV1	ES:[HL].0, CY	11	71	81	_	_
	ES:[HL].1, CY	11	71	91	-	_
	ES:[HL].2, CY	11	71	A1	-	_
	ES:[HL].3, CY	11	71	B1	_	_
	ES:[HL].4, CY	11	71	C1	_	_
	ES:[HL].5, CY	11	71	D1	_	_
	ES:[HL].6, CY	11	71	E1	-	_
	ES:[HL].7, CY	11	71	F1	-	_
AND1	CY, saddr.0	71	05	saddr	-	_
	CY, saddr.1	71	15	saddr	ı	ı
	CY, saddr.2	71	25	saddr	ı	ı
	CY, saddr.3	71	35	saddr	ı	ı
	CY, saddr.4	71	45	saddr	ı	ı
	CY, saddr.5	71	55	saddr	-	_
	CY, saddr.6	71	65	saddr	-	_
	CY, saddr.7	71	75	saddr	ı	ı
	CY, sfr.0	71	0D	sfr	-	_
	CY, sfr.1	71	1D	sfr	-	_
	CY, sfr.2	71	2D	sfr	ı	ı
	CY, sfr.3	71	3D	sfr	ı	ı
	CY, sfr.4	71	4D	sfr	ı	ı
	CY, sfr.5	71	5D	sfr	1	1
	CY, sfr.6	71	6D	sfr	1	-
	CY, sfr.7	71	7D	sfr	1	-
	CY, A.0	71	8D	_	-	_
	CY, A.1	71	9D	_	-	_
	CY, A.2	71	AD	_	-	_
	CY, A.3	71	BD	_	-	_
	CY, A.4	71	CD	_	-	_
	CY, A.5	71	DD	_	-	_
	CY, A.6	71	ED	_	_	_
	CY, A.7	71	FD	_	_	_
	CY, PSW.0	71	0D	FA	-	-
	CY, PSW.1	71	1D	FA	-	_
	CY, PSW.2	71	2D	FA	-	_
	CY, PSW.3	71	3D	FA	_	_
	CY, PSW.4	71	4D	FA	-	_
	CY, PSW.5	71	5D	FA	-	_
	CY, PSW.6	71	6D	FA	-	_
	CY, PSW.7	71	7D	FA	-	_

Table 5-8. List of Instruction Formats (19/30)

Mnemonic	Operands	Opcode						
		1st	2nd	3rd	4th	5th		
AND1	CY, [HL].0	71	85	_	_	_		
	CY, [HL].1	71	95	_	_	_		
	CY, [HL].2	71	A5	_	_	_		
	CY, [HL].3	71	B5	_	_	_		
	CY, [HL].4	71	C5	_	_	_		
	CY, [HL].5	71	D5	_	_	_		
	CY, [HL].6	71	E5	_	_	_		
	CY, [HL].7	71	F5	_	_	_		
	CY, ES:[HL].0	11	71	85	_	_		
	CY, ES:[HL].1	11	71	95	-	_		
	CY, ES:[HL].2	11	71	A5	_	_		
	CY, ES:[HL].3	11	71	B5	_	_		
	CY, ES:[HL].4	11	71	C5	_	_		
	CY, ES:[HL].5	11	71	D5	-	_		
	CY, ES:[HL].6	11	71	E5	_	_		
	CY, ES:[HL].7	11	71	F5	_	_		
OR1	CY, saddr.0	71	06	saddr	-	_		
	CY, saddr.1	71	16	saddr	_	_		
	CY, saddr.2	71	26	saddr	_	_		
	CY, saddr.3	71	36	saddr	_	_		
	CY, saddr.4	71	46	saddr	_	_		
	CY, saddr.5	71	56	saddr	_	_		
	CY, saddr.6	71	66	saddr	_	_		
	CY, saddr.7	71	76	saddr	_	_		
	CY, sfr.0	71	0E	sfr	_	_		
	CY, sfr.1	71	1E	sfr	_	_		
	CY, sfr.2	71	2E	sfr	_	_		
	CY, sfr.3	71	3E	sfr	_	_		
	CY, sfr.4	71	4E	sfr	-	_		
	CY, sfr.5	71	5E	sfr	-	_		
	CY, sfr.6	71	6E	sfr	_	_		
	CY, sfr.7	71	7E	sfr	_	_		
	CY, A.0	71	8E	_	-	_		
	CY, A.1	71	9E	_	_	_		
	CY, A.2	71	AE	_	_	_		
	CY, A.3	71	BE	_	_	_		
	CY, A.4	71	CE	_	_	_		
	CY, A.5	71	DE	_	_	_		
	CY, A.6	71	EE	_	_	_		
	CY, A.7	71	FE	_	_	_		

Table 5-8. List of Instruction Formats (20/30)

Mnemonic	Operands			Opcode	pcode		
		1st	2nd	3rd	4th	5th	
OR1	CY, PSW.0	71	0E	FA	_	_	
	CY, PSW.1	71	1E	FA	_	-	
	CY, PSW.2	71	2E	FA	_	-	
	CY, PSW.3	71	3E	FA	_	-	
	CY, PSW.4	71	4E	FA	_	-	
	CY, PSW.5	71	5E	FA	_	-	
	CY, PSW.6	71	6E	FA	_	_	
	CY, PSW.7	71	7E	FA	_	_	
	CY, [HL].0	71	86	_	_	_	
	CY, [HL].1	71	96	_	_	_	
	CY, [HL].2	71	A6	_	_	_	
	CY, [HL].3	71	В6	_	_	_	
	CY, [HL].4	71	C6	-	_	_	
	CY, [HL].5	71	D6	-	_	_	
	CY, [HL].6	71	E6	-	_	_	
	CY, [HL].7	71	F6	-	_	_	
	CY, ES:[HL].0	11	71	86	_	_	
	CY, ES:[HL].1	11	71	96	_	_	
	CY, ES:[HL].2	11	71	A6	_	_	
	CY, ES:[HL].3	11	71	В6	_	-	
	CY, ES:[HL].4	11	71	C6	_	-	
	CY, ES:[HL].5	11	71	D6	_	ı	
	CY, ES:[HL].6	11	71	E6	_	_	
	CY, ES:[HL].7	11	71	F6	_	_	
XOR1	CY, saddr.0	71	07	saddr	_	ı	
	CY, saddr.1	71	17	saddr	_		
	CY, saddr.2	71	27	saddr	_		
	CY, saddr.3	71	37	saddr	_	-	
	CY, saddr.4	71	47	saddr		-	
	CY, saddr.5	71	57	saddr		-	
	CY, saddr.6	71	67	saddr	-	-	
	CY, saddr.7	71	77	saddr	-	_	
	CY, sfr.0	71	0F	sfr	_	_	
	CY, sfr.1	71	1F	sfr	_	-	
	CY, sfr.2	71	2F	sfr	-	_	
	CY, sfr.3	71	3F	sfr	_	_	
	CY, sfr.4	71	4F	sfr	_	-	
	CY, sfr.5	71	5F	sfr	_	_	
	CY, sfr.6	71	6F	sfr		1	
	CY, sfr.7	71	7F	sfr	_	-	

Table 5-8. List of Instruction Formats (21/30)

Mnemonic	Operands		Opcode						
		1st	2nd	3rd	4th	5th			
XOR1	CY, A.0	71	8F	_	_	_			
	CY, A.1	71	9F	_	_	_			
	CY, A.2	71	AF	_	_	_			
	CY, A.3	71	BF	_	_	_			
	CY, A.4	71	CF	_	_	_			
	CY, A.5	71	DF	_	_	_			
	CY, A.6	71	EF	_	_	_			
	CY, A.7	71	FF	_	_	_			
	CY, PSW.0	71	0F	FA	_	_			
	CY, PSW.1	71	1F	FA	_	_			
	CY, PSW.2	71	2F	FA	_	_			
	CY, PSW.3	71	3F	FA	_	_			
	CY, PSW.4	71	4F	FA	_	_			
	CY, PSW.5	71	5F	FA	_	_			
	CY, PSW.6	71	6F	FA	-	_			
	CY, PSW.7	71	7F	FA	_	_			
	CY, [HL].0	71	87	_	-	_			
	CY, [HL].1	71	97	_	_	_			
	CY, [HL].2	71	A7	_	1	-			
	CY, [HL].3	71	B7	_	-	_			
	CY, [HL].4	71	C7	_	-	_			
	CY, [HL].5	71	D7	_	_	_			
	CY, [HL].6	71	E7	_	-	_			
	CY, [HL].7	71	F7	_	_	_			
	CY, ES:[HL].0	11	71	87	1	-			
	CY, ES:[HL].1	11	71	97	-	-			
	CY, ES:[HL].2	11	71	A7	_	_			
	CY, ES:[HL].3	11	71	В7	1	-			
	CY, ES:[HL].4	11	71	C7	-	-			
	CY, ES:[HL].5	11	71	D7	_	_			
	CY, ES:[HL].6	11	71	E7	1	-			
	CY, ES:[HL].7	11	71	F7	-	_			
SET1	saddr.0	71	02	saddr	_	_			
	saddr.1	71	12	saddr	_	_			
	saddr.2	71	22	saddr	_	_			
	saddr.3	71	32	saddr	_	_			
	saddr.4	71	42	saddr	_	_			
	saddr.5	71	52	saddr	_	_			
	saddr.6	71	62	saddr	_	_			
	saddr.7	71	72	saddr	_	_			

Table 5-8. List of Instruction Formats (22/30)

Mnemonic	Operands	Opcode						
		1st	2nd	3rd	4th	5th		
SET1	sfr.0	71	0A	sfr	-	-		
	sfr.1	71	1A	sfr	_	_		
	sfr.2	71	2A	sfr	_	_		
	sfr.3	71	3A	sfr	-	-		
	sfr.4	71	4A	sfr	-	_		
	sfr.5	71	5A	sfr	Ι	-		
	sfr.6	71	6A	sfr	_	_		
	sfr.7	71	7A	sfr	-	_		
	A.0	71	8A	_	-	-		
	A.1	71	9A	_	_	_		
	A.2	71	AA	_	-	_		
	A.3	71	BA	_	-	_		
	A.4	71	CA	_	_	_		
	A.5	71	DA	_		-		
	A.6	71	EA	_	_	_		
	A.7	71	FA	_	_	_		
	!addr16.0	71	00	adrl	adrh	_		
	!addr16.1	71	10	adrl	adrh	-		
	!addr16.2	71	20	adrl	adrh	-		
	!addr16.3	71	30	adrl	adrh	-		
	!addr16.4	71	40	adrl	adrh	_		
	!addr16.5	71	50	adrl	adrh	-		
	!addr16.6	71	60	adrl	adrh	-		
	!addr16.7	71	70	adrl	adrh	-		
	PSW.0	71	0A	FA	_	_		
	PSW.1	71	1A	FA	_	-		
	PSW.2	71	2A	FA	_	-		
	PSW.3	71	3A	FA	_	_		
	PSW.4	71	4A	FA	_	-		
	PSW.5	71	5A	FA	_	-		
	PSW.6	71	6A	FA	_	_		
	PSW.7	71	7A	FA	_	_		
	[HL].0	71	82	_	_	_		
	[HL].1	71	92	_	_	-		
	[HL].2	71	A2	_	_	-		
	[HL].3	71	B2	_	-	-		
	[HL].4	71	C2	_	_	_		
	[HL].5	71	D2	_	_	_		
	[HL].6	71	E2	_	-	-		
	[HL].7	71	F2	_	_	_		

Table 5-8. List of Instruction Formats (23/30)

Mnemonic	Operands			Opcode		
		1st	2nd	3rd	4th	5th
SET1	ES:laddr16.0	11	71	00	adrl	adrh
	ES:laddr16.1	11	71	10	adrl	adrh
	ES:!addr16.2	11	71	20	adrl	adrh
	ES:laddr16.3	11	71	30	adrl	adrh
	ES:laddr16.4	11	71	40	adrl	adrh
	ES:laddr16.5	11	71	50	adrl	adrh
	ES:laddr16.6	11	71	60	adrl	adrh
	ES:laddr16.7	11	71	70	adrl	adrh
	ES:[HL].0	11	71	82	_	_
	ES:[HL].1	11	71	92	-	_
	ES:[HL].2	11	71	A2	_	_
	ES:[HL].3	11	71	B2	_	_
	ES:[HL].4	11	71	C2	-	_
	ES:[HL].5	11	71	D2	-	_
	ES:[HL].6	11	71	E2	_	_
	ES:[HL].7	11	71	F2	-	_
CLR1	saddr.0	71	03	saddr	_	_
	saddr.1	71	13	saddr	_	_
	saddr.2	71	23	saddr	-	_
	saddr.3	71	33	saddr	-	_
	saddr.4	71	43	saddr	_	_
	saddr.5	71	53	saddr	-	_
	saddr.6	71	63	saddr	_	_
	saddr.7	71	73	saddr	_	_
	sfr.0	71	0B	sfr	ı	_
	sfr.1	71	1B	sfr	-	_
	sfr.2	71	2B	sfr	-	_
	sfr.3	71	3B	sfr	1	_
	sfr.4	71	4B	sfr	_	_
	sfr.5	71	5B	sfr	_	_
	sfr.6	71	6B	sfr	_	_
	sfr.7	71	7B	sfr	_	_
	A.0	71	8B	_	_	_
	A.1	71	9B	_	_	_
	A.2	71	AB	_	_	_
	A.3	71	BB	_	_	_
	A.4	71	СВ	_	_	_
	A.5	71	DB	_	-	_
	A.6	71	EB	_	-	_
	A.7	71	FB	_	-	_

Table 5-8. List of Instruction Formats (24/30)

	Opcode									
	1st	2nd	3rd	4th	5th					
16.0	71	08	adrl	adrh	-					
16.1	71	18	adrl	adrh	_					
16.2	71	28	adrl	adrh	_					
16.3	71	38	adrl	adrh	_					
16.4	71	48	adrl	adrh	_					
16.5	71	58	adrl	adrh	_					
16.6	71	68	adrl	adrh	_					
16.7	71	78	adrl	adrh	_					
' .0	71	0B	FA	_	_					
<i>'</i> .1	71	1B	FA	_	_					
1.2	71	2B	FA	_	_					
' .3	71	3B	FA	_	_					
' .4	71	4B	FA	_	_					
1.5	71	5B	FA	_	_					
⁷ .6	71	6B	FA	_	_					
! .7	71	7B	FA	_	_					
0	71	83	_	_	_					
1	71	93	_	_	_					
2	71	A3	_	_	_					
3	71	В3	_	_	_					
4	71	С3	_	_	_					
5	71	D3	_	_	_					
6	71	E3	_	_	_					
7	71	F3	_	_	_					
addr16.0	11	71	08	adrl	adrh					
addr16.1	11	71	18	adrl	adrh					
addr16.2	11	71	28	adrl	adrh					
addr16.3	11	71	38	adrl	adrh					
addr16.4	11	71	48	adrl	adrh					
addr16.5	11	71	58	adrl	adrh					
addr16.6	11	71	68	adrl	adrh					
addr16.7	11	71	78	adrl	adrh					
HL].0	11	71	83	_	-					
HL].1	11	71	93	_	_					
HL].2	11	71	A3	_	_					
HL].3	11	71	B3	_	_					
HL].4	11	71	C3	_	_					
HL].5	11	71	D3	_						
HL].6				_						
HL].7					_					
·-j· /					_					
					_					
	+		_	_	_					
ΗL	_].6].6 11	.].6 11 71 .].7 11 71 71 80 71 88	.].6 11 71 E3 .].7 11 71 F3 71 80 — 71 88 —						

Table 5-8. List of Instruction Formats (25/30)

Mnemonic	Operands			Opcode		
		1st	2nd	3rd	4th	5th
CALL	AX	61	CA	_	_	_
	BC	61	DA	_	_	_
	DE	61	EA	_	_	_
	HL	61	FA	_	_	_
	\$!addr20	FE	adrl	adrh	_	_
	!addr16	FD	adrl	adrh	_	_
	!!addr20	FC	adrl	adrh	adrs	_
CALLT	[0080h]	61	84	_	_	_
	[0082h]	61	94	_	_	_
	[0084h]	61	A4	_	_	_
	[0086h]	61	B4	_	_	_
	[0088h]	61	C4	_	_	_
	[008Ah]	61	D4	_		_
	[008Ch]	61	E4	_	_	_
	[008Eh]	61	F4	_	_	_
	[0090h]	61	85	_		_
	[0092h]	61	95			
	[0094h]	61	A5	_		_
	[0094h]	61	B5	_		_
	[0098h]	61	C5	_		_
	[009Ah]	61	D5	_	_	_
	[009Ch]	61	E5	_	_	_
	[009Eh]	61	F5	_	-	_
		61	86	_	-	_
	[00A0h] [00A2h]	61	96	_	_	_
				_	_	_
	[00A4h]	61	A6	_	-	_
	[00A6h]	61	B6	_	_	_
	[00A8h]	61	C6	_	_	_
	[00AAh]	61	D6	_	_	_
	[00ACh]	61	E6	_	_	_
	[00AEh]	61	F6	_	-	_
	[00B0h]	61	87	_	_	_
	[00B2h]	61	97	_	_	_
	[00B4h]	61	A7	_	_	_
	[00B6h]	61	B7	_	_	_
	[00B8h]	61	C7	_	_	_
	[00BAh]	61	D7	_	_	_
	[00BCh]	61	E7	_	_	_
	[00BEh]	61	F7	_	-	-
BRK	-	61	CC	_	_	_
RET	_	D7	_	_	-	_
RETI	_	61	FC	-	-	_
RETB	-	61	EC	_	_	_

Table 5-8. List of Instruction Formats (26/30)

Mnemonic	Operands			Opcode		
		1st	2nd	3rd	4th	5th
PUSH	PSW	61	DD	_	_	_
	AX	C1	_	_	_	_
	ВС	C3	_	_	_	_
	DE	C5	_	_	_	_
	HL	C7	_	_	_	_
POP	PSW	61	CD	_	_	_
	AX	C0	_	_	_	_
	BC	C2	_	_	_	_
	DE	C4	_	_	_	_
	HL	C6	_	_	_	_
MOVW	SP, #word	СВ	F8	datal	datah	_
	SP, AX	BE	F8	_	_	_
	AX, SP	AE	F8	_	_	_
	BC, SP	DB	adrl	adrh	_	_
	DE, SP	EB	adrl	adrh	_	_
	HL, SP	FB	adrl	adrh	_	_
ADDW	SP, #byte	10	data	_	_	_
SUBW	SP, #byte	20	data	_	_	_
BR	AX	61	СВ	_	_	_
	\$addr20	EF	adr	_	_	_
	\$!addr20	EE	adrl	adrh	_	_
	!addr16	ED	adrl	adrh	_	_
	!!addr20	EC	adrl	adrs	_	
BC	\$addr20	DC	adr	_	_	_
BNC	\$addr20	DE	adr	_	_	_
BZ	\$addr20	DD	adr	_	_	_
BNZ	\$addr20	DF	adr	_	_	_
BH	\$addr20	61	СЗ	adr	_	_
BNH	\$addr20	61	D3	adr	_	_
ВТ	saddr.0, \$addr20	31	02	saddr	adr	_
	saddr.1, \$addr20	31	12	saddr	adr	_
	saddr.2, \$addr20	31	22	saddr	adr	_
	saddr.3, \$addr20	31	32	saddr	adr	_
	saddr.4, \$addr20	31	42	saddr	adr	_
	saddr.5, \$addr20	31	52	saddr	adr	_
	saddr.6, \$addr20	31	62	saddr	adr	_
	saddr.7, \$addr20	31	72	saddr	adr	_
	sfr.0, \$addr20	31	82	sfr	adr	_
	sfr.1, \$addr20	31	92	sfr	adr	
	sfr.2, \$addr20	31	A2	sfr	adr	
	sfr.3, \$addr20	31	B2	sfr	adr	_
	sfr.4, \$addr20	31	C2	sfr	adr	

Table 5-8. List of Instruction Formats (27/30)

Mnemonic	Operands			Opcode		
		1st	2nd	3rd	4th	5th
BT	sfr.5, \$addr20	31	D2	sfr	adr	_
	sfr.6, \$addr20	31	E2	sfr	adr	_
	sfr.7, \$addr20	31	F2	sfr	adr	_
	A.0, \$addr20	31	03	adr	_	_
	A.1, \$addr20	31	13	adr	_	_
	A.2, \$addr20	31	23	adr	_	_
	A.3, \$addr20	31	33	adr	_	_
	A.4, \$addr20	31	43	adr	_	_
	A.5, \$addr20	31	53	adr	_	_
	A.6, \$addr20	31	63	adr	_	_
	A.7, \$addr20	31	73	adr	_	_
	PSW.0, \$addr20	31	82	FA	adr	_
	PSW.1, \$addr20	31	92	FA	adr	_
	PSW.2, \$addr20	31	A2	FA	adr	_
	PSW.3, \$addr20	31	B2	FA	adr	_
	PSW.4, \$addr20	31	C2	FA	adr	_
	PSW.5, \$addr20	31	D2	FA	adr	_
	PSW.6, \$addr20	31	E2	FA	adr	_
	PSW.7, \$addr20	31	F2	FA	adr	_
	[HL].0, \$addr20	31	83	adr		_
	[HL].1, \$addr20	31	93	adr	_	_
	[HL].2, \$addr20	31	A3	adr	_	_
	[HL].3, \$addr20	31	B3	adr		_
	[HL].4, \$addr20	31	C3	adr		_
	[HL].5, \$addr20	31	D3	adr	_	_
	[HL].6, \$addr20	31	E3	adr		_
	[HL].7, \$addr20	31	F3	adr		_
	ES:[HL].0, \$addr20	11	31	83	adr	_
	ES:[HL].1, \$addr20	11	31	93	adr	_
	ES:[HL].2, \$addr20	11	31	A3	adr	_
	ES:[HL].3, \$addr20	11	31	B3	adr	_
	ES:[HL].4, \$addr20	11	31	C3	adr	_
	ES:[HL].5, \$addr20	11	31	D3	adr	_
	ES:[HL].6, \$addr20	11	31	E3	adr	_
	ES:[HL].7, \$addr20	11	31	F3	adr	_
BF	saddr.0, \$addr20	31	04	saddr	adr	_
	saddr.1, \$addr20	31	14	saddr	adr	_
	saddr.2, \$addr20	31	24	saddr	adr	_
	saddr.3, \$addr20	31	34	saddr	adr	_
	saddr.4, \$addr20	31	44	saddr	adr	
	saddr.5, \$addr20	31	54	saddr	adr	
	saddr.6, \$addr20	31	64	saddr	adr	
	saddr.7,\$addr20	31	74	saddr	adr	_

Table 5-8. List of Instruction Formats (28/30)

Mnemonic	Operands			Opcode		
		1st	2nd	3rd	4th	5th
BF	sfr.0, \$addr20	31	84	sfr	adr	_
	sfr.1, \$addr20	31	94	sfr	adr	_
	sfr.2, \$addr20	31	A4	sfr	adr	_
	sfr.3,\$addr20	31	B4	sfr	adr	_
	sfr.4, \$addr20	31	C4	sfr	adr	_
	sfr.5, \$addr20	31	D4	sfr	adr	_
	sfr.6,\$addr20	31	E4	sfr	adr	_
	sfr.7, \$addr20	31	F4	sfr	adr	_
	A.0, \$addr20	31	05	adr	_	_
	A.1, \$addr20	31	15	adr	_	_
	A.2, \$addr20	31	25	adr	_	_
	A.3, \$addr20	31	35	adr	_	_
	A.4, \$addr20	31	45	adr	_	_
	A.5, \$addr20	31	55	adr	-	_
	A.6, \$addr20	31	65	adr	-	_
	A.7, \$addr20	31	75	adr	-	_
	PSW.0, \$addr20	31	84	FA	adr	_
	PSW.1, \$addr20	31	94	FA	adr	_
	PSW.2, \$addr20	31	A4	FA	adr	_
	PSW.3, \$addr20	31	B4	FA	adr	_
	PSW.4, \$addr20	31	C4	FA	adr	_
	PSW.5, \$addr20	31	D4	FA	adr	_
	PSW.6, \$addr20	31	E4	FA	adr	_
	PSW.7, \$addr20	31	F4	FA	adr	_
	[HL].0, \$addr20	31	85	adr	-	_
	[HL].1, \$addr20	31	95	adr	-	_
	[HL].2, \$addr20	31	A5	adr	-	_
	[HL].3, \$addr20	31	B5	adr	-	_
	[HL].4, \$addr20	31	C5	adr	-	_
	[HL].5, \$addr20	31	D5	adr	-	_
	[HL].6, \$addr20	31	E5	adr	-	_
	[HL].7, \$addr20	31	F5	adr	_	_
	ES:[HL].0, \$addr20	11	31	85	adr	_
	ES:[HL].1, \$addr20	11	31	95	adr	_
	ES:[HL].2, \$addr20	11	31	A5	adr	_
	ES:[HL].3, \$addr20	11	31	B5	adr	_
	ES:[HL].4, \$addr20	11	31	C5	adr	_
	ES:[HL].5, \$addr20	11	31	D5	adr	_
	ES:[HL].6, \$addr20	11	31	E5	adr	_
	ES:[HL].7, \$addr20	11	31	F5	adr	_

Table 5-8. List of Instruction Formats (29/30)

Mnemonic	Operands			Opcode		
		1st	2nd	3rd	4th	5th
BTCLR	saddr.0, \$addr20	31	00	saddr	adr	_
	saddr.1, \$addr20	31	10	saddr	adr	_
	saddr.2, \$addr20	31	20	saddr	adr	_
	saddr.3, \$addr20	31	30	saddr	adr	_
	saddr.4, \$addr20	31	40	saddr	adr	_
	saddr.5, \$addr20	31	50	saddr	adr	1
	saddr.6, \$addr20	31	60	saddr	adr	ı
	saddr.7, \$addr20	31	70	saddr	adr	_
	sfr.0, \$addr20	31	80	sfr	adr	_
	sfr.1, \$addr20	31	90	sfr	adr	ı
	sfr.2, \$addr20	31	A0	sfr	adr	_
	sfr.3, \$addr20	31	В0	sfr	adr	_
	sfr.4, \$addr20	31	C0	sfr	adr	ı
	sfr.5, \$addr20	31	D0	sfr	adr	_
	sfr.6, \$addr20	31	E0	sfr	adr	_
	sfr.7, \$addr20	31	F0	sfr	adr	_
	A.0, \$addr20	31	01	adr	_	_
	A.1, \$addr20	31	11	adr	_	_
	A.2, \$addr20	31	21	adr	_	_
	A.3, \$addr20	31	31	adr	_	_
	A.4, \$addr20	31	41	adr	_	_
	A.5, \$addr20	31	51	adr	-	_
	A.6, \$addr20	31	61	adr	_	_
	A.7, \$addr20	31	71	adr	_	_
	PSW.0, \$addr20	31	80	FA	adr	_
	PSW.1, \$addr20	31	90	FA	adr	_
	PSW.2, \$addr20	31	A0	FA	adr	_
	PSW.3, \$addr20	31	В0	FA	adr	ı
	PSW.4, \$addr20	31	C0	FA	adr	ı
	PSW.5, \$addr20	31	D0	FA	adr	ı
	PSW.6, \$addr20	31	E0	FA	adr	1
	PSW.7, \$addr20	31	F0	FA	adr	-
	[HL].0, \$addr20	31	81	adr	_	_
	[HL].1, \$addr20	31	91	adr	_	_
	[HL].2, \$addr20	31	A1	adr	_	
	[HL].3, \$addr20	31	B1	adr	_	
	[HL].4, \$addr20	31	C1	adr	_	_
	[HL].5, \$addr20	31	D1	adr	_	
	[HL].6, \$addr20	31	E1	adr	_	_
	[HL].7, \$addr20	31	F1	adr	_	_

Table 5-8. List of Instruction Formats (30/30)

	Γ										
Mnemonic	Operands		,	Opcode		,					
		1st	2nd	3rd	4th	5th					
BTCLR	ES:[HL].0, \$addr20	11	31	81	adr	_					
	ES:[HL].1, \$addr20	11	31	91	adr	_					
	ES:[HL].2, \$addr20	11	31	A1	adr	_					
	ES:[HL].3, \$addr20	11	31	B1	adr	_					
	ES:[HL].4, \$addr20	11	31	C1	adr	-					
	ES:[HL].5, \$addr20	11	31	D1	adr	_					
	ES:[HL].6, \$addr20	11	31	E1	adr	_					
	ES:[HL].7, \$addr20	11	31	F1	adr	-					
SKC	-	61	C8	_	-	-					
SKNC	_	61	D8	_	_	-					
SKZ	_	61	E8	_	-	_					
SKNZ	-	61	F8	_	-	-					
SKH	_	61	E3	_	_	-					
SKNH	_	61	F3	_	-	_					
SEL ^{Note}	RB0	61	CF	_	-	-					
	RB1	61	DF	_	ı	-					
	RB2	61	EF	_	ı	-					
	RB3	61	FF	_	-	-					
NOP	-	00	-	_	-	-					
El	-	71	7A	FA	_	-					
DI	-	71	7B	FA	_	_					
HALT	-	61	ED	_	-	-					
STOP	-	61	FD	_	_	-					
PREFIX	-	11	-		_	_					

<R> Note Not mounted on the RL78-S1 core.

5.7 Instruction Maps

Tables 5-9 to 5-12 show instruction maps.

Table 5-9. Instruction Map (1st MAP)

	0(low)	1(low)	2(low)	3(low)	4(low)	5(low)	6(low)	7(low)	8(low)	9(low)	a(low)	b(low)	c(low)	d(low)	e(low)	f(low)
	201	ADDW	ADDW	ADDW	ADDW	ADDW	ADDW	ADDW	хсн	MOV	ADD	ADD	ADD	ADD	ADD	ADD
0	NOP	AX,AX	AX,!addr16	AX,BC	AX,#word	AX,DE	AX,saddrp	AX,HL	A,X	A,word[B]	saddr,#byte	A,saddr	A,#byte	A,[HL]	A,[HL+byte]	A,!addr16
	ADDW	PREFIX	MOVW	MOVW	MOVW	MOVW	MOVW	MOVW	MOV	MOV	ADDC	ADDC	ADDC	ADDC	ADDC	ADDC
1	SP,#byte	PHEFIX	BC,AX	AX,BC	DE,AX	AX,DE	HL,AX	AX,HL	word[B],A	word[B],#byte	saddr,#byte	A,saddr	A,#byte	A,[HL]	A,[HL+byte]	A,!addr16
2	SUBW		SUBW	SUBW	SUBW	SUBW	SUBW	SUBW	MOV	MOV	SUB	SUB	SUB	SUB	SUB	SUB
2	SP,#byte		AX,!addr16	AX,BC	AX,#word	AX,DE	AX,saddrp	AX,HL	word[C],A	A,word[C]	saddr,#byte	A,saddr	A,#byte	A,[HL]	A,[HL+byte]	A,!addr16
3	MOVW	4th	MOVW	XCHW	MOVW	XCHW	MOVW	XCHW	MOV	MOV	SUBC	SUBC	SUBC	SUBC	SUBC	SUBC
3	AX,#word	MAP	BC,#word	AX,BC	DE,#word	AX,DE	HL,#word	AX,HL	word[C],#byte	word[BC],#byte	saddr,#byte	A,saddr	A,#byte	A,[HL]	A,[HL+byte]	A,!addr16
4	CMP	MOV	CMPW	CMPW	CMPW	CMPW	CMPW	CMPW	MOV	MOV	CMP	CMP	CMP	СМР	СМР	CMP
4	!addr16,#byte	ES,#byte	AX,!addr16	AX,BC	AX,#word	AX,DE	AX,saddrp	AX,HL	word[BC],A	A,word[BC]	saddr,#byte	A,saddr	A,#byte	A,[HL]	A,[HL+byte]	A,!addr16
5	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOVW	MOVW	AND	AND	AND	AND	AND	AND
5	X,#byte	A,#byte	C,#byte	B,#byte	E,#byte	D,#byte	L,#byte	H,#byte	word[B],AX	AX,word[B]	saddr,#byte	A,saddr	A,#byte	A,[HL]	A,[HL+byte]	A,!addr16
6	MOV	2nd	MOV	MOV	MOV	MOV	MOV	MOV	MOVW	MOVW	OR	OR	OR	OR	OR	OR
Ů	A,X	MAP	A,C	A,B	A,E	A,D	A,L	A,H	word[C],AX	AX,word[C]	saddr,#byte	A,saddr	A,#byte	A,[HL]	A,[HL+byte]	A,!addr16
7	MOV	3rd	MOV	MOV	MOV	MOV	MOV	MOV	MOVW	MOVW	XOR	XOR	XOR	XOR	XOR	XOR
Ľ	X,A	MAP	C,A	B,A	E,A	D,A	L,A	H,A	word[BC],AX	AX,word[BC]	saddr,#byte	A,saddr	A,#byte	A,[HL]	A,[HL+byte]	A,!addr16
8	INC	INC	INC	INC	INC	INC	INC	INC	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV
Ů	X	Α	С	В	E	D	L	Н	A,[SP+byte]	A,[DE]	A,[DE+byte]	A,[HL]	A,[HL+byte]	A,saddr	A,sfr	A,!addr16
9	DEC	DEC	DEC	DEC	DEC	DEC	DEC	DEC	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV
	X	Α	С	В	E	D	L	Н	[SP+byte],A	[DE],A	[DE+byte],A	[HL],A	[HL+byte],A	saddr,A	sfr,A	!addr16,A
а	INC	INCW	INCW	INCW	INC	INCW	INCW	INCW	MOVW	MOVW	MOVW	MOVW	MOVW	MOVW	MOVW	MOVW
ű	!addr16	AX	!addr16	ВС	saddr	DE	saddrp	HL	AX,[SP+byte]	AX,[DE]	AX,[DE+byte]	AX,[HL]	AX,[HL+byte]	AX,saddrp	AX,sfrp	AX,!addr16
b	DEC	DECW	DECW	DECW	DEC	DECW	DECW	DECW	MOVW	MOVW	MOVW	MOVW	MOVW	MOVW	MOVW	MOVW
Ľ	!addr16	AX	!addr16	ВС	saddr	DE	saddrp	HL	[SP+byte],AX	[DE],AX	[DE+byte],AX	[HL],AX	[HL+byte],AX	saddrp,AX	sfrp,AX	!addr16,AX
С	POP	PUSH	POP	PUSH	POP	PUSH	POP	PUSH	MOV	MOVW	MOV	MOVW	MOV	MOV	NOTE MOV	MOV
	AX	AX	ВС	ВС	DE	DE	HL	HL	[SP+byte],#byte	saddrp,#word	[DE+byte],#byte	sfrp,#word	[HL+byte],#byte	saddr,#byte	sfr,#byte	!addr16,#byte
Ь	CMP0	CMP0	CMP0	CMP0	CMP0	CMP0	MULU	RET	MOV	MOV	MOVW	MOVW	ВС	BZ	BNC	BNZ
Щ	Х	Α	С	В	saddr	!addr16	Х		X,saddr	X,!addr16	BC,saddrp	BC,!addr16	\$addr20	\$addr20	\$addr20	\$addr20
e	ONEB	ONEB	ONEB	ONEB	ONEB	ONEB	ONEW	ONEW	MOV	MOV	MOVW	MOVW	BR	BR	BR	BR
Щ	Х	Α	С	В	saddr	!addr16	AX	ВС	B,saddr	B,!addr16	DE,saddrp	DE,!addr16	!!addr20	!addr16	\$!addr20	\$addr20
f	CLRB	CLRB	CLRB	CLRB	CLRB	CLRB	CLRW	CLRW	MOV	MOV	MOVW	MOVW	CALL	CALL	CALL	
Ľ	X	Α	С	В	saddr	!addr16	AX	ВС	C,saddr	C,!addr16	HL,saddrp	HL,!addr16	!!addr20	!addr16	\$!addr20	

Note MULHU, MULH, DIVHU, DIVWU, MACHU, and MACH of multiply/divide/multiply & accumulate instructions are also mapped here.

Table 5-10. Instruction Map (2nd MAP)

	0(low)	1(low)	2(low)	3(low)	4(low)	5(low)	6(low)	7(low)	8(low)	9(low)	a(low)	b(low)	c(low)	d(low)	e(low)	f(low)
	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADDW	ADD	ADD	ADD	ADD	ADD	ADD
0	X,A	A,A	C,A	B,A	E,A	D,A	L,A	H,A	A,X	AX,[HL+byte]	A,C	A,B	A,E	A,D	A,L	A,H
1	ADDC	ADDC	ADDC	ADDC	ADDC	ADDC	ADDC	ADDC	ADDC		ADDC	ADDC	ADDC	ADDC	ADDC	ADDC
	X,A	A,A	C,A	B,A	E,A	D,A	L,A	H,A	A,X		A,C	A,B	A,E	A,D	A,L	A,H
2	SUB	SUB	SUB	SUB	SUB	SUB	SUB	SUB	SUB	SUBW	SUB	SUB	SUB	SUB	SUB	SUB
_	X,A	A,A	C,A	B,A	E,A	D,A	L,A	H,A	A,X	AX,[HL+byte]	A,C	A,B	A,E	A,D	A,L	A,H
3	SUBC	SUBC	SUBC	SUBC	SUBC	SUBC	SUBC	SUBC	SUBC		SUBC	SUBC	SUBC	SUBC	SUBC	SUBC
3	X,A	A,A	C,A	B,A	E,A	D,A	L,A	H,A	A,X		A,C	A,B	A,E	A,D	A,L	A,H
4	CMP	CMP	CMP	CMP	CMP	CMP	CMP	CMP	CMP	CMPW	CMP	CMP	CMP	CMP	CMP	CMP
4	X,A	A,A	C,A	B,A	E,A	D,A	L,A	H,A	A,X	AX,[HL+byte]	A,C	A,B	A,E	A,D	A,L	A,H
5	AND	AND	AND	AND	AND	AND	AND	AND	AND	INC	AND	AND	AND	AND	AND	AND
3	X,A	A,A	C,A	B,A	E,A	D,A	L,A	H,A	A,X	[HL+byte]	A,C	A,B	A,E	A,D	A,L	A,H
6	OR	OR	OR	OR	OR	OR	OR	OR	OR	DEC	OR	OR	OR	OR	OR	OR
	X,A	A,A	C,A	B,A	E,A	D,A	L,A	H,A	A,X	[HL+byte]	A,C	A,B	A,E	A,D	A,L	A,H
7	XOR	XOR	XOR	XOR	XOR	XOR	XOR	XOR	XOR	INCW	XOR	XOR	XOR	XOR	XOR	XOR
Ľ	X,A	A,A	C,A	B,A	E,A	D,A	L,A	H,A	A,X	[HL+byte]	A,C	A,B	A,E	A,D	A,L	A,H
8	ADD		ADD		CALLT	CALLT	CALLT	CALLT		DECW	хсн	XCH	хсн	хсн	хсн	хсн
0	A,[HL+B]		A,[HL+C]		[0080h]	[0090h]	[00A0h]	[00B0h]		[HL+byte]	A,C	A,B	A,E	A,D	A,L	A,H
9	ADDC		ADDC		CALLT	CALLT	CALLT	CALLT								
	A,[HL+B]		A,[HL+C]		[0082h]	[0092h]	[00A2h]	[00B2h]								
а	SUB		SUB		CALLT	CALLT	CALLT	CALLT	хсн	хсн	XCH	XCH	хсн	хсн	хсн	хсн
a	A,[HL+B]		A,[HL+C]		[0084h]	[0094h]	[00A4h]	[00B4h]	A,saddr	A,[HL+C]	A,!addr16	A,sfr	A,[HL]	A,[HL+byte]	A,[DE]	A,[DE+byte]
b	SUBC		SUBC		CALLT	CALLT	CALLT	CALLT	MOV	хсн						
	A,[HL+B]		A,[HL+C]		[0086h]	[0096h]	[00A6h]	[00B6h]	ES,saddr	A,[HL+B]						
С	CMP		CMP	ВН	CALLT	CALLT	CALLT	CALLT	SKC	MOV	CALL	BR	BRK	POP	MOVS	SEL
Ľ	A,[HL+B]		A,[HL+C]	\$addr20	[0088h]	[0098h]	[00A8h]	[00B8h]	O.CO	A,[HL+B]	AX	AX	- Dillix	PSW	[HL+byte],X	RB0 ^{Note}
d	AND		AND	BNH	CALLT	CALLT	CALLT	CALLT	SKNC	MOV	CALL	ROR	ROLC	PUSH	CMPS	SEL
Ľ	A,[HL+B]		A,[HL+C]	\$addr20	[008Ah]	[009Ah]	[00AAh]	[00BAh]	0.0.0	[HL+B],A	ВС	A,1	A,1	PSW	X,[HL+byte]	RB1 ^{Note}
е	OR		OR	SKH	CALLT	CALLT	CALLT	CALLT	SKZ	MOV	CALL	ROL	RETB	HALT	ROLWC	SEL
Ľ	A,[HL+B]		A,[HL+C]	O.C.I	[008Ch]	[009Ch]	[00ACh]	[00BCh]	OI\L	A,[HL+C]	DE	A ,1		IIAE!	AX,1	RB2 ^{Note}
f	XOR		XOR	SKNH	CALLT	CALLT	CALLT	CALLT	SKNZ	MOV	CALL	RORC	RETI	STOP	ROLWC	SEL
Ľ	A,[HL+B]		A,[HL+C]	OKINI	[008Eh]	[009Eh]	[00AEh]	[00BEh]	OIME	[HL+C],A	HL	A,1	11.511	0.0.	BC,1	RB3 ^{Note}
			+ha DI 70	~ 4												

<R> Note Not mounted on the RL78-S1 core.

Table 5-11. Instruction Map (3rd MAP)

	0(low)	1(low)	2(low)	3(low)	4(low)	5(low)	6(low)	7(low)	8(low)	9(low)	a(low)	b(low)	c(low)	d(low)	e(low)	f(low)
	SET1	MOV1	SET1	CLR1	MOV1	AND1	OR1	XOR1	CLR1	MOV1	SET1	CLR1	MOV1	AND1	OR1	XOR1
0	!addr16.0	saddr.0,CY	saddr.0	saddr.0	CY,saddr.0	CY,saddr.0	CY,saddr.0	CY,saddr.0	!addr16.0	sfr.0,CY	sfr.0	sfr.0	CY,sfr.0	CY,sfr.0	CY,sfr.0	CY,sfr.0
	SET1	MOV1	SET1	CLR1	MOV1	AND1	OR1	XOR1	CLR1	MOV1	SET1	CLR1	MOV1	AND1	OR1	XOR1
1	!addr16.1	saddr.1,CY	saddr.1	saddr.1	CY,saddr.1	CY,saddr.1	CY,saddr.1	CY,saddr.1	!addr16.1	sfr.1,CY	sfr.1	sfr.1	CY,sfr.1	CY,sfr.1	CY,sfr.1	CY,sfr.1
	SET1	MOV1	SET1	CLR1	MOV1	AND1	OR1	XOR1	CLR1	MOV1	SET1	CLR1	MOV1	AND1	OR1	XOR1
2	!addr16.2	saddr.2,CY	saddr.2	saddr.2	CY,saddr.2	CY,saddr.2	CY,saddr.2	CY,saddr.2	!addr16.2	sfr.2,CY	sfr.2	sfr.2	CY,sfr.2	CY,sfr.2	CY,sfr.2	CY,sfr.2
	SET1	MOV1	SET1	CLR1	MOV1	AND1	OR1	XOR1	CLR1	MOV1	SET1	CLR1	MOV1	AND1	OR1	XOR1
3	!addr16.3	saddr.3,CY	saddr.3	saddr.3	CY,saddr.3	CY,saddr.3	CY,saddr.3	CY,saddr.3	!addr16.3	sfr.3,CY	sfr.3	sfr.3	CY,sfr.3	CY,sfr.3	CY,sfr.3	CY,sfr.3
4	SET1	MOV1	SET1	CLR1	MOV1	AND1	OR1	XOR1	CLR1	MOV1	SET1	CLR1	MOV1	AND1	OR1	XOR1
4	!addr16.4	saddr.4,CY	saddr.4	saddr.4	CY,saddr.4	CY,saddr.4	CY,saddr.4	CY,saddr.4	!addr16.4	sfr.4,CY	sfr.4	sfr.4	CY,sfr.4	CY,sfr.4	CY,sfr.4	CY,sfr.4
5	SET1	MOV1	SET1	CLR1	MOV1	AND1	OR1	XOR1	CLR1	MOV1	SET1	CLR1	MOV1	AND1	OR1	XOR1
5	!addr16.5	saddr.5,CY	saddr.5	saddr.5	CY,saddr.5	CY,saddr.5	CY,saddr.5	CY,saddr.5	!addr16.5	sfr.5,CY	sfr.5	sfr.5	CY,sfr.5	CY,sfr.5	CY,sfr.5	CY,sfr.5
6	SET1	MOV1	SET1	CLR1	MOV1	AND1	OR1	XOR1	CLR1	MOV1	SET1	CLR1	MOV1	AND1	OR1	XOR1
0	!addr16.6	saddr.6,CY	saddr.6	saddr.6	CY,saddr.6	CY,saddr.6	CY,saddr.6	CY,saddr.6	!addr16.6	sfr.6,CY	sfr.6	sfr.6	CY,sfr.6	CY,sfr.6	CY,sfr.6	CY,sfr.6
7	SET1	MOV1	SET1	CLR1	MOV1	AND1	OR1	XOR1	CLR1	MOV1	SET1	CLR1	MOV1	AND1	OR1	XOR1
Ľ	!addr16.7	saddr.7,CY	saddr.7	saddr.7	CY,saddr.7	CY,saddr.7	CY,saddr.7	CY,saddr.7	!addr16.7	sfr.7,CY	sfr.7	sfr.7	CY,sfr.7	CY,sfr.7	CY,sfr.7	CY,sfr.7
8	SET1	MOV1	SET1	CLR1	MOV1	AND1	OR1	XOR1	CLR1	MOV1	SET1	CLR1	MOV1	AND1	OR1	XOR1
0	CY	[HL].0,CY	[HL].0	[HL].0	CY,[HL].0	CY,[HL].0	CY,[HL].0	CY,[HL].0	CY	A.0,CY	A.0	A.0	CY,A.0	CY,A.0	CY,A.0	CY,A.0
9		MOV1	SET1	CLR1	MOV1	AND1	OR1	XOR1		MOV1	SET1	CLR1	MOV1	AND1	OR1	XOR1
		[HL].1,CY	[HL].1	[HL].1	CY,[HL].1	CY,[HL].1	CY,[HL].1	CY,[HL].1		A.1,CY	A.1	A.1	CY,A.1	CY,A.1	CY,A.1	CY,A.1
а		MOV1	SET1	CLR1	MOV1	AND1	OR1	XOR1		MOV1	SET1	CLR1	MOV1	AND1	OR1	XOR1
a		[HL].2,CY	[HL].2	[HL].2	CY,[HL].2	CY,[HL].2	CY,[HL].2	CY,[HL].2		A.2,CY	A.2	A.2	CY,A.2	CY,A.2	CY,A.2	CY,A.2
b		MOV1	SET1	CLR1	MOV1	AND1	OR1	XOR1		MOV1	SET1	CLR1	MOV1	AND1	OR1	XOR1
Ľ		[HL].3,CY	[HL].3	[HL].3	CY,[HL].3	CY,[HL].3	CY,[HL].3	CY,[HL].3		A.3,CY	A.3	A.3	CY,A.3	CY,A.3	CY,A.3	CY,A.3
С	NOT1	MOV1	SET1	CLR1	MOV1	AND1	OR1	XOR1		MOV1	SET1	CLR1	MOV1	AND1	OR1	XOR1
Ľ	CY	[HL].4,CY	[HL].4	[HL].4	CY,[HL].4	CY,[HL].4	CY,[HL].4	CY,[HL].4		A.4,CY	A.4	A.4	CY,A.4	CY,A.4	CY,A.4	CY,A.4
d		MOV1	SET1	CLR1	MOV1	AND1	OR1	XOR1		MOV1	SET1	CLR1	MOV1	AND1	OR1	XOR1
Ľ		[HL].5,CY	[HL].5	[HL].5	CY,[HL].5	CY,[HL].5	CY,[HL].5	CY,[HL].5		A.5,CY	A.5	A.5	CY,A.5	CY,A.5	CY,A.5	CY,A.5
е		MOV1	SET1	CLR1	MOV1	AND1	OR1	XOR1		MOV1	SET1	CLR1	MOV1	AND1	OR1	XOR1
Ľ		[HL].6,CY	[HL].6	[HL].6	CY,[HL].6	CY,[HL].6	CY,[HL].6	CY,[HL].6		A.6,CY	A.6	A.6	CY,A.6	CY,A.6	CY,A.6	CY,A.6
f		MOV1	SET1	CLR1	MOV1	AND1	OR1	XOR1		MOV1	SET1	CLR1	MOV1	AND1	OR1	XOR1
Ĺ		[HL].7,CY	[HL].7	[HL].7	CY,[HL].7	CY,[HL].7	CY,[HL].7	CY,[HL].7		A.7,CY	A. 7	A. 7	CY,A.7	CY,A.7	CY,A.7	CY,A.7


Table 5-12. Instruction Map (4th MAP)

L	0(low)	1(low)	2(low)	3(low)	4(low)	5(low)	6(low)	7(low)	8(low)	9(low)	a(low)	b(low)	c(low)	d(low)	e(low)	f(low)
0	BTCLR	BTCLR	BT	ВТ	BF	BF										
L	saddr.0,\$addr20	A.0,\$addr20	saddr.0,\$addr20	A.0,\$addr20	saddr.0,\$addr20	A.0,\$addr20										
	BTCLR	BTCLR	BT	ВТ	BF	BF		SHL	SHL	SHL	SHR	SAR	SHLW	SHLW	SHRW	SARW
Ľ	saddr.1,\$addr20	A.1,\$addr20	saddr.1,\$addr20	A.1,\$addr20	saddr.1,\$addr20	A.1,\$addr20		C,1	B,1	A,1	A,1	A,1	BC,1	AX,1	AX,1	AX,1
	BTCLR	BTCLR	BT	ВТ	BF	BF		SHL	SHL	SHL	SHR	SAR	SHLW	SHLW	SHRW	SARW
Ĺ	saddr.2,\$addr20	A.2,\$addr20	saddr.2,\$addr20	A.2,\$addr20	saddr.2,\$addr20	A.2,\$addr20		C,2	B,2	A,2	A,2	A,2	BC,2	AX,2	AX,2	AX,2
3	BTCLR	BTCLR	BT	ВТ	BF	BF		SHL	SHL	SHL	SHR	SAR	SHLW	SHLW	SHRW	SARW
	saddr.3,\$addr20	A.3,\$addr20	saddr.3,\$addr20	A.3,\$addr20	saddr.3,\$addr20	A.3,\$addr20		C,3	В,3	A,3	A,3	A,3	BC,3	AX,3	AX,3	AX,3
1	BTCLR	BTCLR	BT	ВТ	BF	BF		SHL	SHL	SHL	SHR	SAR	SHLW	SHLW	SHRW	SARW
4	saddr.4,\$addr20	A.4,\$addr20	saddr.4,\$addr20	A.4,\$addr20	saddr.4,\$addr20	A.4,\$addr20		C,4	B,4	A,4	A,4	A,4	BC,4	AX,4	AX,4	AX,4
5	BTCLR	BTCLR	BT	ВТ	BF	BF		SHL	SHL	SHL	SHR	SAR	SHLW	SHLW	SHRW	SARW
	saddr.5,\$addr20	A.5,\$addr20	saddr.5,\$addr20	A.5,\$addr20	saddr.5,\$addr20	A.5,\$addr20		C,5	B,5	A,5	A,5	A,5	BC,5	AX,5	AX,5	AX,5
6	BTCLR	BTCLR	ВТ	ВТ	BF	BF		SHL	SHL	SHL	SHR	SAR	SHLW	SHLW	SHRW	SARW
0	saddr.6,\$addr20	A.6,\$addr20	saddr.6,\$addr20	A.6,\$addr20	saddr.6,\$addr20	A.6,\$addr20		C,6	В,6	A,6	A,6	A,6	BC,6	AX,6	AX,6	AX,6
7	BTCLR	BTCLR	BT	ВТ	BF	BF		SHL	SHL	SHL	SHR	SAR	SHLW	SHLW	SHRW	SARW
Ľ	saddr.7,\$addr20	A.7,\$addr20	saddr.7,\$addr20	A.7,\$addr20	saddr.7,\$addr20	A.7,\$addr20		C,7	B,7	A,7	A,7	A,7	BC,7	AX,7	AX,7	AX,7
8	BTCLR	BTCLR	BT	ВТ	BF	BF							SHLW	SHLW	SHRW	SARW
Ľ	sfr.0,\$addr20	[HL].0,\$addr20	sfr.0,\$addr20	[HL].0,\$addr20	sfr.0,\$addr20	[HL].0,\$addr20							BC,8	AX,8	AX,8	AX,8
9	BTCLR	BTCLR	ВТ	ВТ	BF	BF							SHLW	SHLW	SHRW	SARW
Ľ	sfr.1,\$addr20	[HL].1,\$addr20	sfr.1,\$addr20	[HL].1,\$addr20	sfr.1,\$addr20	[HL].1,\$addr20							BC,9	AX,9	AX,9	AX,9
а	BTCLR	BTCLR	ВТ	ВТ	BF	BF							SHLW	SHLW	SHRW	SARW
_ a	sfr.2,\$addr20	[HL].2,\$addr20	sfr.2,\$addr20	[HL].2,\$addr20	sfr.2,\$addr20	[HL].2,\$addr20							BC,10	AX,10	AX,10	AX,10
 	BTCLR	BTCLR	BT	ВТ	BF	BF							SHLW	SHLW	SHRW	SARW
Ľ	sfr.3,\$addr20	[HL].3,\$addr20	sfr.3,\$addr20	[HL].3,\$addr20	sfr.3,\$addr20	[HL].3,\$addr20							BC,11	AX,11	AX,11	AX,11
	BTCLR	BTCLR	BT	ВТ	BF	BF							SHLW	SHLW	SHRW	SARW
Ĺ	sfr.4,\$addr20	[HL].4,\$addr20	sfr.4,\$addr20	[HL].4,\$addr20	sfr.4,\$addr20	[HL].4,\$addr20							BC,12	AX,12	AX,12	AX,12
d	BTCLR	BTCLR	ВТ	вт	BF	BF							SHLW	SHLW	SHRW	SARW
Ľ	sfr.5,\$addr20	[HL].5,\$addr20	sfr.5,\$addr20	[HL].5,\$addr20	sfr.5,\$addr20	[HL].5,\$addr20							BC,13	AX,13	AX,13	AX,13
е	BTCLR	BTCLR	ВТ	вт	BF	BF							SHLW	SHLW	SHRW	SARW
Ľ	sfr.6,\$addr20	[HL].6,\$addr20	sfr.6,\$addr20	[HL].6,\$addr20	sfr.6,\$addr20	[HL].6,\$addr20							BC,14	AX,14	AX,14	AX,14
l f	BTCLR	BTCLR	ВТ	вт	BF	BF							SHLW	SHLW	SHRW	SARW
Ľ	sfr.7,\$addr20	[HL].7,\$addr20	sfr.7,\$addr20	[HL].7,\$addr20	sfr.7,\$addr20	[HL].7,\$addr20							BC,15	AX,15	AX,15	AX,15

CHAPTER 6 EXPLANATION OF INSTRUCTIONS

This chapter explains the instructions of RL78 microcontrollers.

DESCRIPTION EXAMPLE



[Instruction format] MOV dst, src: Indicates the basic description format of the instruction.

[Operation] $dst \leftarrow src:$ Indicates instruction operation using symbols.

[Operand] Indicates operands that can be specified by this instruction. Refer to 5.2 Description in "Operation" Column for the description of each operand symbol.

Mnemonic	Operand (dst, src)
MOV	r, #byte
2	PSW, #byte
	A, PSW
2	PSW, A

Mnemonic	Operand (dst, src)
MOV	A, saddr
	saddr, A
	A, [HL+byte]
2	[HL+byte], A

[Flag]

Indicates the flag operation that changes by instruction execution.

Each flag operation symbol is shown in the conventions.

Z	AC	CY

Conventions

Symbol	Change of Flag Value	
Blank	Unchanged	
0	Cleared to 0	
1	Set to 1	
×	Set or cleared according to the result	
R	Previously saved value is restored	

[Description]: Describes the instruction operation in detail.

• The contents of the source operand (src) specified by the 2nd operand are transferred to the destination operand (dst) specified by the 1st operand.

[Description example]

MOV A, #4DH; 4DH is transferred to the A register.

6.1 8-bit Data Transfer Instructions

The following instructions are 8-bit data transfer instructions.

- MOV
- XCH
- ONEB
- CLRB
- MOVS

Move MOV **Byte Data Transfer**

[Instruction format] MOV dst, src

[Operation] $dst \leftarrow src$

[Operand]

Mnemonic	Operand (dst, src)
MOV	r, #byte
	PSW, #byte
	CS, #byte
	ES, #byte
	!addr16, #byte
	ES:!addr16, #byte
	saddr16, #byte
	sfr, #byte
	[DE+byte], #byte
	ES:[DE+byte], #byte
	[HL+byte], #byte
	ES:[HL+byte], #byte
	[SP+byte], #byte
	word[B], #byte
	ES:word[B], #byte
	word[C], #byte
	ES:word[C], #byte
	word[BC], #byte
	ES:word[BC], #byte
	A, r
	r, A Note
	A, PSW
	PSW, A
	CS, A
	A, CS
	ES, A
	A, ES
	A, !addr16
	A, ES:!addr16
	!addr16, A
	ES:!addr16, A

Mnemonic	Operand (dst, src)
MOV	A, saddr
	saddr, A
	A, sfr
	sfr, A
	A, [DE]
	[DE], A
	A, ES:[DE]
	ES:[DE], A
	A, [HL]
	[HL], A
	A, ES:[HL]
	ES:[HL], A
	A, [DE+byte]
	[DE+byte], A
	A, ES:[DE+byte]
	ES:[DE+byte], A
	A, [HL+byte]
	[HL+byte], A
	A, ES:[HL+byte]
	ES:[HL+byte], A
	A, [SP+byte]
	[SP+byte], A
	A, word[B]
	word[B], A
	A, word[C]
	word[C], A
	A, ES:word[C]
	ES:word[C], A
	A, word[BC]
	word[BC], A

Mnemonic	Operand (dst, src)
MOV	ES:word[BC], A
	A, [HL+B]
	[HL+B], A
	A, ES:[HL+B]
	ES:[HL+B], A
	A, [HL+C]
	[HL+C], A
	A, ES:[HL+C]
	ES:[HL+C], A
	X,!addr16
	X, ES:!addr16
	X, saddr
	B, !addr16
	B, ES:!addr16
	B, saddr
	C, !addr16
	C, ES:!addr16
	C, saddr
	ES, saddr

Note Except r = A

A, ES:word[BC]

[Flag]

PSW, #byte and PSW,

A operands

All other operand combinations

Z	AC	CY
×	×	×

Z	AC	CY

[Description]

- The contents of the source operand (src) specified by the 2nd operand are transferred to the destination operand (dst) specified by the 1st operand.
- No interrupts are acknowledged between the MOV PSW, #byte instruction/MOV PSW, A instruction and the next instruction.

[Description example]

MOV A, #4DH; 4DH is transferred to the A register.

XCH Exchange
Byte Data Transfer

[Instruction format] XCH dst, src

[Operation] $dst \leftrightarrow src$

[Operand]

Mnemonic	Operand (dst, src)	
XCH	A, r	Note
	A, !addr16	
	A, ES:!addr16	
	A, saddr	
	A, sfr	
	A, [DE]	
	A, ES:[DE]	
	A, [HL]	
	A, ES:[HL]	

Mnemonic	Operand (dst, src)
XCH	A, [DE+byte]
	A, ES:[DE+byte]
	A, [HL+byte]
	A, ES:[HL+byte]
	A, [HL+B]
	A, ES:[HL+B]
	A, [HL+C]
	A, ES:[HL+C]

Note Except r = A

[Flag]

Z	AC	CY

[Description]

• The 1st and 2nd operand contents are exchanged.

[Description example]

XCH A, FFEBCH; The A register contents and address FFEBCH contents are exchanged.

One byte
Byte Data 01H Set

[Instruction format] ONEB dst

[Operation] $dst \leftarrow 01H$

[Operand]

Mnemonic	Operand (dst)
ONEB	A
	X
	В
	С
	!addr16
	ES:!addr16
	saddr

[Flag]

Z	AC	CY

[Description]

• 01H is transferred to the destination operand (dst) specified by the first operand.

[Description example]

ONEB A; Transfers 01H to the A register.

CLRB Syte Data Clear

[Instruction format] CLRB dst

 $\textbf{[Operation]} \hspace{1cm} \mathsf{dst} \leftarrow \mathsf{00H}$

[Operand]

Mnemonic	Operand (dst)
CLRB	Α
	X
	В
	С
	!addr16
	ES:!addr16
	saddr

[Flag]

Z	AC	CY

[Description]

• 00H is transferred to the destination operand (dst) specified by the first operand.

[Description example]

CLRB A; Transfers 00H to the A register.

MOVS

Move and change PSW Byte Data Transfer and PSW Change

[Instruction format] MOVS dst, src

[Operation] $dst \leftarrow src$

[Operand]

Mnemonic	Operand (dst, src)
MOVS	[HL+byte], X
	ES:[HL+byte], X

[Flag]

Z	AC	CY
×		×

[Description]

- The contents of the source operand specified by the second operand is transferred to the destination operand (dst) specified by the first operand.
- If the src value is 0, the Z flag is set (1). In all other cases, the Z flag is cleared (0).
- If the register A value is 0 or if the src value is 0, the CY flag is set (1). In all other cases, the CY flag is cleared (0).

[Description example]

MOVS [HL+2H], X; When HL = FE00H, X = 55H, A = 0H

"X = 55H" is stored at address FE02H.

Z flag = 0

CY flag = 1 (since A register = 0)

6.2 16-bit Data Transfer Instructions

The following instructions are 16-bit data transfer instructions.

- MOVW
- XCHW
- ONEW
- CLRW

Operand (dst, src)

[HL+byte], AX
AX, ES:[HL+byte]

MOVW Word Data Transfer

Mnemonic

MOVW

[Instruction format] MOVW dst, src

[Operation] $dst \leftarrow src$

[Operand]

	T	
Mnemonic	Operand (dst, src)	
MOVW	rp, #word	
	saddrp, #word	
	sfrp, #word	
	AX, rp	
	rp, AX	Note
	AX, !addr16	
	!addr16, AX AX, ES:!addr16 ES:!addr16, AX	
	AX, saddrp	
	saddrp, AX AX, sfrp sfrp, AX AX, [DE] [DE], AX AX, ES:[DE]	
	ES:[DE], AX	
	AX, [HL] [HL], AX AX, ES:[HL] ES:[HL], AX AX, [DE+byte] [DE+byte], AX AX, ES:[DE+byte] ES:[DE+byte], AX AX, [HL+byte]	

1	, - 1
	ES:[HL+byte], AX
	AX, [SP+byte]
	[SP+byte], AX
	AX, word[B]
	word[B], AX
	AX, ES:word[B]
	ES:word[B], AX
	AX, word[C]
	word[C], AX
	AX, ES:word[C]
	ES:word[C], AX
	AX, word[BC]
	word[BC], AX
	AX, ES:word[BC]
	ES:word[BC], AX
	BC, !addr16
	BC, ES:!addr16
	DE, !addr16
	DE, ES:!addr16
	HL, !addr16
	HL, ES:!addr16
	BC, saddrp
	DE, saddrp
	HL, saddrp

Note Only when rp = BC, DE or HL

[Flag]

Z	AC	CY

[Description]

• The contents of the source operand (src) specified by the 2nd operand are transferred to the destination operand (dst) specified by the 1st operand.

[Description example]

MOVW AX, HL; The HL register contents are transferred to the AX register.

[Caution]

Only an even address can be specified. An odd address cannot be specified.

Exchange Word XCHW Word Data Exchange

[Instruction format] XCHW dst, src

[Operation] $dst \leftrightarrow src$

[Operand]

Mnemonic	Operand	(dst, src)
XCHW	AX, rp	Note

Note Only when rp = BC, DE or HL

[Flag]

Z	AC	CY

[Description]

• The 1st and 2nd operand contents are exchanged.

[Description example]

XCHW AX, BC; The memory contents of the AX register are exchanged with those of the BC register.

ONEW One Word Word Data 0001 Set

[Instruction format] ONEW dst

[Operation] $dst \leftarrow 0001H$

[Operand]

Mnemonic	Operand (dst)
ONEW	AX
	BC

[Flag]

Z	AC	CY

[Description]

• 0001H is transferred to the destination operand (dst) specified by the first operand.

[Description example]

ONEW AX; 0001H is transferred to the AX register.

CLRW Clear Word Word Data Clear

[Instruction format] CLRW dst

 $\textbf{[Operation]} \hspace{1.5cm} \text{dst} \leftarrow 0000 \text{H}$

[Operand]

Mnemonic	Operand (dst)
CLRW	AX
	BC

[Flag]

Z	AC	CY

[Description]

• 0000H is transferred to the destination operand (dst) specified by the first operand.

[Description example]

CLRW AX; 0000H is transferred to the AX register.

6.3 8-bit Operation Instructions

The following instructions are 8-bit operation instructions.

- ADD
- ADDC
- SUB
- SUBC
- AND
- OR
- XOR
- CMP
- CMP0
- CMPS

ADD Add Byte Data Addition

[Instruction format] ADD dst, src

[Operation] $dst, CY \leftarrow dst + src$

[Operand]

Mnemonic	Operand (dst, src)	
ADD	A, #byte	
	saddr, #byte	
	A, r	Note
	r, A	
	A, !addr16	
	A, ES:!addr16	
	A, saddr	
	A, [HL]	

Mnemonic	Operand (dst, src)
ADD	A, ES:[HL]
	A, [HL+byte]
	A, ES:[HL+byte]
	A, [HL+B]
	A, ES:[HL+B]
	A, [HL+C]
	A, ES:[HL+C]

Note Except r = A

[Flag]

Z	AC	CY
×	×	×

[Description]

- The destination operand (dst) specified by the 1st operand is added to the source operand (src) specified by the 2nd operand and the result is stored in the CY flag and the destination operand (dst).
- If the addition result shows that dst is 0, the Z flag is set (1). In all other cases, the Z flag is cleared (0).
- If the addition generates a carry out of bit 7, the CY flag is set (1). In all other cases, the CY flag is cleared (0).
- If the addition generates a carry for bit 4 out of bit 3, the AC flag is set (1). In all other cases, the AC flag is cleared (0).

[Description example]

ADD CR10, #56H; 56H is added to the CR10 register and the result is stored in the CR10 register.

ADDC

Add with Carry Addition of Byte Data with Carry

[Instruction format] ADDC dst, src

[Operation] $dst, CY \leftarrow dst + src + CY$

[Operand]

Mnemonic	Operand (dst, src)	
ADDC	A, #byte	
	saddr, #byte	
	A, r	Note
	r, A	
	A, !addr16	
	A, ES:!addr16	
	A, saddr	·
	A, [HL]	

Mnemonic	Operand (dst, src)
ADDC	A, ES:[HL]
	A, [HL+byte]
	A, ES:[HL+byte]
	A, [HL+B]
	A, ES:[HL+B]
	A, [HL+C]
	A, ES:[HL+C]

Note Except r = A

[Flag]

Z	AC	CY
×	×	×

[Description]

- The destination operand (dst) specified by the 1st operand, the source operand (src) specified by the 2nd operand and the CY flag are added and the result is stored in the destination operand (dst) and the CY flag.

 The CY flag is added to the least significant bit. This instruction is mainly used to add two or more bytes.
- If the addition result shows that dst is 0, the Z flag is set (1). In all other cases, the Z flag is cleared (0).
- If the addition generates a carry out of bit 7, the CY flag is set (1). In all other cases, the CY flag is cleared (0).
- If the addition generates a carry for bit 4 out of bit 3, the AC flag is set (1). In all other cases, the AC flag is cleared (0).

[Description example]

ADDC A, [HL+B]; The A register contents and the contents at address (HL register + (B register)) and the CY flag are added and the result is stored in the A register.

SUB Subtract

Byte Data Subtraction

[Instruction format] SUB dst, src

[Operation] $dst, CY \leftarrow dst - src$

[Operand]

Mnemonic	Operand (dst, src)	
SUB	A, #byte	
	saddr, #byte	
	A, r	Note
	r, A	
	A, !addr16	
	A, ES:!addr16	
	A, saddr	·
	A, [HL]	·

Mnemonic	Operand (dst, src)
SUB	A, ES:[HL]
	A, [HL+byte]
	A, ES:[HL+byte]
	A, [HL+B]
	A, ES:[HL+B]
	A, [HL+C]
	A, ES:[HL+C]

Note Except r = A

[Flag]

Z	AC	CY
×	×	×

[Description]

- The source operand (src) specified by the 2nd operand is subtracted from the destination operand (dst) specified by the 1st operand and the result is stored in the destination operand (dst) and the CY flag.
 - The destination operand can be cleared to 0 by equalizing the source operand (src) and the destination operand (dst).
- If the subtraction shows that dst is 0, the Z flag is set (1). In all other cases, the Z flag is cleared (0).
- If the subtraction generates a borrow out of bit 7, the CY flag is set (1). In all other cases, the CY flag is cleared (0).
- If the subtraction generates a borrow for bit 3 out of bit 4, the AC flag is set (1). In all other cases, the AC flag is cleared (0).

[Description example]

SUB D, A; The A register is subtracted from the D register and the result is stored in the D register.

SUBC

Subtract with Carry Subtraction of Byte Data with Carry

[Instruction format] SUBC dst, src

[Operation] $dst, CY \leftarrow dst - src - CY$

[Operand]

Mnemonic	Operand (dst, src)	
SUBC	A, #byte	
	saddr, #byte	
	A, r	Note
	r, A	
	A, !addr16	
	A, ES:!addr16	
	A, saddr	
	A, [HL]	

Mnemonic	Operand (dst, src)
SUBC	A, ES:[HL]
	A, [HL+byte]
	A, ES:[HL+byte]
	A, [HL+B]
	A, ES:[HL+B]
	A, [HL+C]
	A, ES:[HL+C]

Note Except r = A

[Flag]

z	AC	CY
×	×	×

[Description]

- The source operand (src) specified by the 2nd operand and the CY flag are subtracted from the destination operand (dst) specified by the 1st operand and the result is stored in the destination operand (dst).
 - The CY flag is subtracted from the least significant bit. This instruction is mainly used for subtraction of two or more bytes.
- If the subtraction shows that dst is 0, the Z flag is set (1). In all other cases, the Z flag is cleared (0).
- If the subtraction generates a borrow out of bit 7, the CY flag is set (1). In all other cases, the CY flag is cleared (0).
- If the subtraction generates a borrow for bit 3 out of bit 4, the AC flag is set (1). In all other cases, the AC flag is cleared (0).

[Description example]

SUBC A, [HL]; The (HL register) address contents and the CY flag are subtracted from the A register and the result is stored in the A register.

AND Logical Product of Byte Data

[Instruction format] AND dst, src

 $\textbf{[Operation]} \hspace{1cm} \mathsf{dst} \leftarrow \mathsf{dst} \wedge \mathsf{src}$

[Operand]

Mnemonic	Operand (dst, src)	
AND	A, #byte	
	saddr, #byte	
	A, r	Note
	r, A	
	A, !addr16	
	A, ES:!addr16	
	A, saddr	
	A, [HL]	

Mnemonic	Operand (dst, src)
AND	A, ES:[HL]
	A, [HL+byte]
	A, ES:[HL+byte]
	A, [HL+B]
	A, ES:[HL+B]
	A, [HL+C]
	A, ES:[HL+C]

Note Except r = A

[Flag]

Z	AC	CY
×		

[Description]

- Bit-wise logical product is obtained from the destination operand (dst) specified by the 1st operand and the source operand (src) specified by the 2nd operand and the result is stored in the destination operand (dst).
- If the logical product shows that all bits are 0, the Z flag is set (1). In all other cases, the Z flag is cleared (0).

[Description example]

AND FFEBAH, **#11011100B**; Bit-wise logical product of FFEBAH contents and 11011100B is obtained and the result is stored at FFEBAH.

OR

Logical Sum of Byte Data

Or

[Instruction format] OR dst, src

 $\textbf{[Operation]} \hspace{1cm} \mathsf{dst} \leftarrow \mathsf{dst} \vee \mathsf{src}$

[Operand]

Mnemonic	Operand (dst, src)	
OR	A, #byte	
	saddr, #byte	
	A, r	Note
	r, A	
	A, !addr16	
	A, ES:laddr16	
	A, saddr	
	A, [HL]	

Mnemonic	Operand (dst, src)
OR	A, ES:[HL]
	A, [HL+byte]
	A, ES:[HL+byte]
	A, [HL+B]
	A, ES:[HL+B]
	A, [HL+C]
	A, ES:[HL+C]

Note Except r = A

[Flag]

Z	AC	CY
×		

[Description]

- The bit-wise logical sum is obtained from the destination operand (dst) specified by the 1st operand and the source operand (src) specified by the 2nd operand and the result is stored in the destination operand (dst).
- If the logical sum shows that all bits are 0, the Z flag is set (1). In all other cases, the Z flag is cleared (0).

[Description example]

OR A, FFE98H; The bit-wise logical sum of the A register and FFE98H is obtained and the result is stored in the A register.

XOR Exclusive Or Exclusive Logical Sum of Byte Data

[Instruction format] XOR dst, src

[Operation] $dst \leftarrow dst \ \forall \ src$

[Operand]

Mnemonic	Operand (dst, src)	
XOR	A, #byte	
	saddr, #byte	
	A, r	Note
	r, A	
	A, !addr16	
	A, ES:!addr16	
	A, saddr	·
	A, [HL]	

Mnemonic	Operand (dst, src)
XOR	A, ES:[HL]
	A, [HL+byte]
	A, ES:[HL+byte]
	A, [HL+B]
	A, ES:[HL+B]
	A, [HL+C]
	A, ES:[HL+C]

Note Except r = A

[Flag]

Z	AC	CY
×		

[Description]

- The bit-wise exclusive logical sum is obtained from the destination operand (dst) specified by the 1st operand and the source operand (src) specified by the 2nd operand and the result is stored in the destination operand (dst).
 Logical negation of all bits of the destination operand (dst) is possible by selecting #0FFH for the source operand (src) with this instruction.
- If the exclusive logical sum shows that all bits are 0, the Z flag is set (1). In all other cases, the Z flag is cleared (0).

[Description example]

XOR A, L; The bit-wise exclusive logical sum of the A and L registers is obtained and the result is stored in the A register.

CMP Syte Data Comparison

[Instruction format] CMP dst, src

[Operation] dst – src

[Operand]

Mnemonic	Operand (dst, src)	
CMP	A, #byte	
	!addr16, #byte	
	ES:!addr16, #byte	
	saddr, #byte	
	A, r	
	r, A	
	A, !addr16	
	A, ES:!addr16	
	A, saddr	

Mnemonic	Operand (dst, src)
CMP	A, [HL]
	A, ES:[HL]
	A, [HL+byte]
	A, ES:[HL+byte]
	A, [HL+B]
	A, ES:[HL+B]
	A, [HL+C]
	A, ES:[HL+C]

Note Except r = A

[Flag]

Z	AC	CY
×	×	×

[Description]

• The source operand (src) specified by the 2nd operand is subtracted from the destination operand (dst) specified by the 1st operand.

The subtraction result is not stored anywhere and only the Z, AC and CY flags are changed.

- If the subtraction result is 0, the Z flag is set (1). In all other cases, the Z flag is cleared (0).
- If the subtraction generates a borrow out of bit 7, the CY flag is set (1). In all other cases, the CY flag is cleared (0).
- If the subtraction generates a borrow for bit 3 out of bit 4, the AC flag is set (1). In all other cases, the AC flag is cleared (0).

[Description example]

CMP FFE38H, #38H; 38H is subtracted from the contents at address FFE38H and only the flags are changed (comparison of contents at address FFE38H and the immediate data).

CMP0 Compare 00H

Byte Data Zero Comparison

[Instruction format] CMP0 dst

[Operation] dst - 00H

[Operand]

Mnemonic	Operand (dst)
CMP0	A
	х
	В
	С
	!addr16
	ES:!addr16
	saddr

<R> [Flag]

Z	AC	CY
×	0	0

[Description]

- 00H is subtracted from the destination operand (dst) specified by the first operand.
- The subtraction result is not stored anywhere and only the Z, AC and CY flags are changed.
- If the dst value is already 00H, the Z flag is set (1). In all other cases, the Z flag is cleared (0).
- The AC and CY flags are always cleared (0).

[Description example]

CMP0 A; The Z flag is set if the A register value is 0.

CMPS Compare

Byte Data Comparison

[Instruction format] CMPS dst, src

[Operation] dst – src

[Operand]

Mnemonic	Operand (dst, src)	
CMPS	X, [HL+byte]	
	X, ES:[HL+byte]	

[Flag]

Z	AC	CY
×	×	×

[Description]

• The source operand (src) specified by the 2nd operand is subtracted from the destination operand (dst) specified by the 1st operand.

The subtraction result is not stored anywhere and only the Z, AC and CY flags are changed.

- If the subtraction result is 0, the Z flag is set (1). In all other cases, the Z flag is cleared (0).
- When the calculation result is not 0 or when the value of either register A or dst is 0, then the CY flag is set (1). In all other cases, the CY flag is cleared (0).
- If the subtraction generates a borrow out of bit 4 to bit 3, the AC flag is set (1). In all other cases, the AC flag is cleared (0).

[Description example]

CMPS X, [HL+F0H]; When HL = FD12H

The value of X is compared with the contents of address FFE02H, and the Z flag is set if the two values match.

The value of X is compared with the contents of address FFE02H, and the CY flag is set if the two values do not match.

The CY flag is set when the value of register A is 0.

The CY flag is set when the value of register X is 0.

The AC flag is set by borrowing from bit 4 to bit 3, similar to the CMP instruction.

6.4 16-bit Operation Instructions

The following instructions are 16-bit operation instructions.

- ADDW
- SUBW
- CMPW

ADDW Add Word
Word Data Addition

[Instruction format] ADDW dst, src

[Operation] $dst, CY \leftarrow dst + src$

[Operand]

Mnemonic	Operand (dst, src)
ADDW	AX, #word
	AX, AX
	AX, BC
	AX, DE
	AX, HL
	AX, !addr16
	AX, ES:!addr16
	AX, saddrp
	AX, [HL+byte]
	AX, ES:[HL+byte]

[Flag]

Z	AC	CY
×	×	×

[Description]

- The destination operand (dst) specified by the 1st operand is added to the source operand (src) specified by the 2nd operand and the result is stored in the destination operand (dst).
- If the addition result shows that dst is 0, the Z flag is set (1). In all other cases, the Z flag is cleared (0).
- If the addition generates a carry out of bit 15, the CY flag is set (1). In all other cases, the CY flag is cleared (0).
- As a result of addition, the AC flag becomes undefined.

[Description example]

ADDW AX, #ABCDH; ABCDH is added to the AX register and the result is stored in the AX register.



SUBW Subtract Word Word Data Subtraction

[Instruction format] SUBW dst, src

[Operation] $dst, CY \leftarrow dst - src$

[Operand]

Mnemonic	Operand (dst, src)
SUBW	AX, #word
	AX, BC
	AX, DE
	AX, HL
	AX, !addr16
	AX, ES:!addr16
	AX, saddrp
	AX, [HL+byte]
	AX, ES:[HL+byte]

[Flag]

Z	AC	CY
×	×	×

[Description]

- The source operand (src) specified by the 2nd operand is subtracted from the destination operand (dst) specified by the 1st operand and the result is stored in the destination operand (dst) and the CY flag.
- If the subtraction shows that dst is 0, the Z flag is set (1). In all other cases, the Z flag is cleared (0).
- If the subtraction generates a borrow out of bit 15, the CY flag is set (1). In all other cases, the CY flag is cleared (0).
- As a result of subtraction, the AC flag becomes undefined.

[Description example]

SUBW AX, **#ABCDH**; ABCDH is subtracted from the AX register contents and the result is stored in the AX register.

CMPW Compare Word Word Data Comparison

[Instruction format] CMPW dst, src

[Operation] dst – src

[Operand]

Mnemonic	Operand (dst, src)
CMPW	AX, #word
	AX, BC
	AX, DE
	AX, HL
	AX, !addr16
	AX, ES:!addr16
	AX, saddrp
	AX, [HL+byte]
	AX, ES:[HL+byte]

[Flag]

Z	AC	CY
×	×	×

[Description]

• The source operand (src) specified by the 2nd operand is subtracted from the destination operand (dst) specified by the 1st operand.

The subtraction result is not stored anywhere and only the Z, AC and CY flags are changed.

- If the subtraction result is 0, the Z flag is set (1). In all other cases, the Z flag is cleared (0).
- If the subtraction generates a borrow out of bit 15, the CY flag is set (1). In all other cases, the CY flag is cleared (0).
- As a result of subtraction, the AC flag becomes undefined.

[Description example]

CMPW AX, #ABCDH; ABCDH is subtracted from the AX register and only the flags are changed (comparison of the AX register and the immediate data).

6.5 Multiply/Divide/Multiply & Accumulate Instructions

The following instructions are multiply/divide/multiply & accumulate instructions.

- MULU
- MULHU
- MULH
- DIVHU
- DIVWU
- MACHU
- MACH
- <R> Caution The following multiply/divide/multiply & accumulate instructions are expanded instructions (the RL78-S3 core only).
 - MULHU (16-bit multiplication unsigned)
 - MULH (16-bit multiplication signed)
 - DIVHU (16-bit division unsigned)
 - DIVWU (32-bit division unsigned)
 - MACHU (16-bit multiplication and accumulation unsigned (16 bits x 16 bits) + 32 bits)
 - MACH (16-bit multiplication and accumulation signed (16 bits x 16 bits) + 32 bits)

MULU

Multiply Unsigned Unsigned Multiplication of Data

[Instruction format] MULU src

 $\textbf{[Operation]} \hspace{1cm} AX \leftarrow A \times src$

[Operand]

Mnemonic	Operand (src)
MULU	х

[Flag]

Z	AC	CY

[Description]

• The A register contents and the source operand (src) data are multiplied as unsigned data and the result is stored in the AX register.

[Description example]

MULU X; The A register contents and the X register contents are multiplied and the result is stored in the AX register.

MULHU

Multiply Unsigned Unsigned Multiplication of Data

[Instruction format] MULHU

 $\textbf{[Operation]} \qquad \qquad \mathsf{BCAX} \leftarrow \mathsf{AX} \times \mathsf{BC}$

[Operand]

Mnemonic	Operand (src)
MULHU	

[Flag]

Z	AC	CY

[Description]

• The content of AX register and the content of BC register are multiplied as unsigned data, upper 16 bits of the result are stored in the BC register, and lower 16 bits of the result are stored in the AX register.

[Description example]

MOVW AX, #0C000H

MOVW BC, #1000H

MULHU

MOVW !addr16, AX

MOVW AX, BC

MOVW!addr16, AX; C000H and 1000H are multiplied, and the result C000000H is stored in memory indicated by !addr16.

MULH

Multiply Signed Signed Multiplication of Data

[Instruction format] MULH

 $\textbf{[Operation]} \qquad \qquad \mathsf{BCAX} \leftarrow \mathsf{AX} \times \mathsf{BC}$

[Operand]

Mnemonic	Operand (src)
MULH	

[Flag]

Z	AC	CY

[Description]

• The content of AX register and the content of BC register are multiplied as signed data, upper 16 bits of the result are stored in the BC register, and lower 16 bits of the result are stored in the AX register.

[Description example]

MOVW AX, #0C000H

MOVW BC, #1000H

MULH

MOVW !addr16, AX

MOVW AX, BC

MOVW!addr16, AX; C000H and 1000H are multiplied, and the result FC000000H is stored in memory indicated by !addr16.

DIVHU

16-bit Divide Unsigned Unsigned Division of Data

[Instruction format] DIVHU

[Operation] AX (quotient), DE (remainder) \leftarrow AX \div DE

[Operand]

Mnemonic	Operand (src)
DIVHU	

[Flag]

Z	AC	CY

[Description]

• The content of AX register is divided by the content of DE register, the quotient is stored in AX register, and the remainder is stored in DE register. The division treats the content of AX register and DE register as unsigned data. However, when the content of DE register is 0, the content of AX register is stored in DE register and then the content of AX register becomes 0FFFFH.

[Description example]

MOVW AX, #8081H

MOVW DE, #0002H

DIVHU

MOVW !addr16, AX

MOVW AX, DE

MOVW !addr16, AX; 8081H is divided by 0002H, and the quotient in AX register (4040H) and the remainder (0001H) in DE register are stored in memory indicated by !addr16.

DIVWU

32-bit Divide Unsigned Unsigned Division of Data

[Instruction format] DIVWU

[Operand]

Mnemonic	Operand (src)
DIVWU	

[Flag]

Z	AC	CY

[Description]

The content of BCAX register is divided by the content of HLDE register, the quotient is stored in BCAX register, and
the remainder is stored in HLDE register. The division treats the content of BCAX register and HLDE register as
unsigned data.

However, when the content of HLDE register is 0, the content of BCAX register is stored in HLDE register and then the content of BCAX register becomes 0FFFFFFFH.

[Description example]

MOVW AX, #8081H

MOVW BC, #8080H

MOVW DE, #0002H

MOVW HL, #0000H

DIVWU

MOVW !addr16, AX

MOVW AX, BC

MOVW !addr16, AX

MOVW AX, DE

MOVW !addr16, AX

MOVW AX, HL

MOVW !addr16, AX; 80808081H is divided by 00000002H, and the quotient (40404040H) in BCAX register and the remainder (00000001H) in HLDE register are stored in memory indicated by !addr16.

MACHU

Multiply and Accumulate Unsigned Unsigned Multiplication and Accumulation of Data

[Instruction format] MACHU

[Operation] $MACR \leftarrow MACR + AX \times BC$

[Operand]

Mnemonic	Operand (src)
MACHU	

[Flag]

Z	AC	CY
	×	×

[Description]

- The content of AX register and the content of BC register are multiplied; the result and the content of MACR register are accumulated and then stored in MACR register.
- As a result of accumulation, when overflow occurs, CY flag is set (1), and when not, CY flag is cleared (0).
- AC flag becomes 0.
- Before multiplication and accumulation, set an initial value in MACR register. In addition since MACR register is fixed, if more than one result of multiplication and accumulation are needed, save the content of MACR register first.

[Description example]

MOVW AX, #00000H

MOVW !0FFF2H, AX

MOVW !0FFF0H, AX

MOVW AX, #0C000H

MOVW BC, #01000H

MACHU

MOVW AX, !0FFF2H

MOVW !addr16, AX

MOVW AX, !0FFF0H

MOVW !addr16, AX;

The content of AX register and the content of BC register are multiplied, the result and the content of MACR register are accumulated and then stored in MACR register.



MACH

Multiply and Accumulate Signed Signed Multiplication and Accumulation of Data

[Instruction format] MACH

[Operation] $MACR \leftarrow MACR + AX \times BC$

[Operand]

Mnemonic	Operand (src)
MACH	

[Flag]

Z	AC	CY
	×	×

[Description]

- The content of AX register and the content of BC register are multiplied; the result and the content of MACR register are accumulated and then stored in MACR register.
- As a result of accumulation, if overflow occurs, CY flag is set (1), and if not, CY flag is cleared (0). The overflow
 means cases that an added result of a plus accumulated value and a plus multiplied value has exceeded
 7FFFFFFH and that an added result of a minus accumulated value and a minus multiplied value has exceeded
 80000000H.
- As a result of operations, when MACR register has a plus value, AC flag is cleared (0), and when it has a minus value, AC flag is set (1).
- Before multiplication and accumulation, set an initial value in MACR register. In addition since MACR register is fixed, if more than one result of multiplication and accumulation are needed, save the content of MACR register first.

[Description example]

MOVW AX, #00000H

MOVW !0FFF0H, AX

MOVW AX, #08000H

MOVW !0FFF2H, AX

MOVW AX, #00001H

MOVW !0FFF0H, AX

MOVW AX, #07FFFH

MOVW BC, #0FFFFH

MACH

MOVW AX, !0FFF2H

MOVW !addr16, AX

MOVW AX, !OFFF0H

MOVW !addr16, AX; The content of AX register and that of BC register are multiplied, the result and the content of

MACR register are accumulated and then stored in MACR register.



6.6 Increment/Decrement Instructions

The following instructions are increment/decrement instructions.

- INC
- DEC
- INCW
- DECW

INC Increment

Byte Data Increment

[Instruction format] INC dst

[Operation] $dst \leftarrow dst + 1$

[Operand]

Mnemonic	Operand (dst)	
INC	r	
	!addr16	
	ES:!addr16	
	saddr	
	[HL+byte]	
	ES:[HL+byte]	

[Flag]

Z	AC	CY
×	×	

[Description]

- The destination operand (dst) contents are incremented by only one.
- If the increment result is 0, the Z flag is set (1). In all other cases, the Z flag is cleared (0).
- If the increment generates a carry for bit 4 out of bit 3, the AC flag is set (1). In all other cases, the AC flag is cleared (0).
- Because this instruction is frequently used for increment of a counter for repeated operations and an indexed addressing offset register, the CY flag contents are not changed (to hold the CY flag contents in multiple-byte operation).

[Description example]

INC B; The B register is incremented.

Decrement DEC Byte Data Decrement

[Instruction format] DEC dst

[Operation] $dst \leftarrow dst - 1$

[Operand]

Mnemonic	Operand (dst)	
DEC	r	
	!addr16	
	ES:!addr16	
	saddr	
	[HL+byte]	
	ES:[HL+byte]	

[Flag]

Z	AC	CY
×	×	

[Description]

- The destination operand (dst) contents are decremented by only one.
- If the decrement result is 0, the Z flag is set (1). In all other cases, the Z flag is cleared (0).
- If the decrement generates a carry for bit 3 out of bit 4, the AC flag is set (1). In all other cases, the AC flag is cleared
- Because this instruction is frequently used for a counter for repeated operations, the CY flag contents are not changed (to hold the CY flag contents in multiple-byte operation).
- If dst is the B or C register or saddr, and it is not desired to change the AC and CY flag contents, the DBNZ instruction can be used.

[Description example]

DEC FFE92H; The contents at address FFE92H are decremented.

INCW Increment Word Word Data Increment

[Instruction format] INCW dst

[Operation] $dst \leftarrow dst + 1$

[Operand]

Mnemonic	Operand (dst)	
INCW	rp	
	!addr16	
	ES:!addr16	
	saddrp	
	[HL+byte]	
	ES:[HL+byte]	

[Flag]

Z	AC	CY

[Description]

- The destination operand (dst) contents are incremented by only one.
- Because this instruction is frequently used for increment of a register (pointer) used for addressing, the Z, AC and CY flag contents are not changed.

[Description example]

INCW HL; The HL register is incremented.

DECW Decrement Word Word Data Decrement

[Instruction format] DECW dst

[Operation] $dst \leftarrow dst - 1$

[Operand]

Mnemonic	Operand (dst)
DECW	rp
	!addr16
	ES:!addr16
	saddrp
	[HL+byte]
	ES:[HL+byte]

[Flag]

Z	AC	CY

[Description]

- The destination operand (dst) contents are decremented by only one.
- Because this instruction is frequently used for decrement of a register (pointer) used for addressing, the Z, AC and CY flag contents are not changed.

[Description example]

DECW DE; The DE register is decremented.

6.7 Shift Instructions

The following instructions are shift instructions.

- SHR
- SHRW
- SHL
- SHLW
- SAR
- SARW

SHR Shift Right
Logical Shift to the Right

[Instruction format] SHR dst, cnt

[Operation] $(CY \leftarrow dst_0, dst_{m-1} \leftarrow dst_m, dst_7 \leftarrow 0) \times cnt$

[Operand]


Mnemonic	Operand (dst, cnt)
SHR	A, cnt

[Flag]

Z	AC	CY
		×

[Description]

- The destination operand (dst) specified by the first operand is shifted to the right the number of times specified by cnt.
- "0" is entered to the MSB (bit 7) and the value shifted last from bit 0 is entered to CY.
- cnt can be specified as any value from 1 to 7.



[Description example]

SHR A, 3; When the A register's value is F5H, A = 1EH and CY = 1.

 $A = 1111_0101B$ CY = 0

A = 0111_1010B CY = 1 1 time

A = 0011_1101B CY = 0 2 times

 $A = 0001_1110B$ CY = 1 3 times

SHRW

Shift Right Word Logical Shift to the Right

[Instruction format] SHRW dst, cnt

 $\textbf{[Operation]} \hspace{1cm} (CY \leftarrow dst_0,\, dst_{m\text{-}1} \leftarrow dst_m,\, dst_{15} \leftarrow 0) \times cnt$

[Operand]


Mnemonic	Operand (dst, cnt)
SHRW	AX, cnt

[Flag]

Z	AC	CY
		×

[Description]

- The destination operand (dst) specified by the first operand is shifted to the right the number of times specified by cnt.
- "0" is entered to the MSB (bit 15) and the value shifted last from bit 0 is entered to CY.
- cnt can be specified as any value from 1 to 15.



[Description example]

SHRW AX 3; When the AX register's value is AAF5H, AX = 155EH and CY = 1.

SHL SHL Logical Shift to the Left

[Instruction format] SHL dst, cnt

 $\textbf{[Operation]} \hspace{1cm} (CY \leftarrow dst_7, \, dst_m \leftarrow dst_{m\text{-}1}, \, dst_0 \leftarrow 0) \times cnt$

[Operand]


Mnemonic	Operand (dst, cnt)
SHL	A, cnt
	B, cnt
	C, cnt

[Flag]

Z	AC	CY
		×

[Description]

- The destination operand (dst) specified by the first operand is shifted to the left the number of times specified by cnt.
- "0" is entered to the LSB (bit 0) and the value shifted last from bit 7 is entered to CY.
- cnt can be specified as any value from 1 to 7.



[Description example]

SHL A, 3; When the A register's value is 5DH, A = E8H and CY = 0.

CY = 0 $A = 0101_1101B$

CY = 0 A = 1011_1010B 1 time

CY = 1 A = 0111_0100B 2 times

CY = 0 A = 0110_1000B 3 times

SHLW

Shift Left Word Logical Shift to the Left

[Instruction format] SHLW dst, cnt

[Operation] $(CY \leftarrow dst_{15}, dst_m \leftarrow dst_{m-1}, dst_0 \leftarrow 0) \times cnt$

[Operand]


Mnemonic	Operand (dst, cnt)	
SHLW	AX, cnt	
	BC, cnt	

[Flag]

Z	AC	CY
		×

[Description]

- The destination operand (dst) specified by the first operand is shifted to the left the number of times specified by cnt.
- "0" is entered to the LSB (bit 0) and the value shifted last from bit 15 is entered to CY.
- cnt can be specified as any value from 1 to 15.



[Description example]

SHLW BC, 3; When the BC register's value is C35DH, BC = 1AE8H and CY = 0.

CY = 0 BC = 1100_0011_0101_1101B

CY = 1 BC = 1000_0110_1011_1010B 1 time

CY = 1 BC = 0000_1101_0111_0100B 2 times

CY = 0 $BC = 0001_1010_1110_1000B$ 3 times

SAR

Shift Arithmetic Right Arithmetic Shift to the Right

[Instruction format] SAR dst, cnt

 $\textbf{[Operation]} \hspace{1cm} (CY \leftarrow dst_0,\, dst_{m\text{-}1} \leftarrow dst_m,\, dst_7 \leftarrow dst_7) \times cnt$

[Operand]


Mnemonic	Operand (dst, cnt)
SHR	A, cnt

[Flag]

Z	AC	CY
		×

[Description]

- The destination operand (dst) specified by the first operand is shifted to the right the number of times specified by cnt.
- The same value is retained in the MSB (bit 7), and the value shifted last from bit 0 is entered to CY.
- cnt can be specified as any value from 1 to 7.



[Description example]

SAR A, 4; When the A register's value is 8CH, A = F8H and CY = 1.

 $A = 1000_1100B$ CY = 0

A = 1100_0110B CY = 0 1 time

A = 1110_0011B CY = 0 2 times

A = 1111_0001B CY = 1 3 times

A = 1111_1000B CY = 1 4 times

SARW

Shift Arithmetic Right Word Arithmetic Shift to the Right

[Instruction format] SARW dst, cnt

 $\textbf{[Operation]} \hspace{1cm} (CY \leftarrow dst_0,\, dst_{m\text{-}1} \leftarrow dst_m,\, dst_{15} \leftarrow dst_{15}) \times cnt$

[Operand]


Mnemonic	Operand (dst, cnt)
SARW	AX, cnt

[Flag]

Z	AC	CY
		×

[Description]

- The destination operand (dst) specified by the first operand is shifted to the right the number of times specified by cnt.
- The same value is retained in the MSB (bit 15), and the value shifted last from bit 0 is entered to CY.
- cnt can be specified as any value from 1 to 15.



[Description example]

SAR AX, 4; When the AX register's value is A28CH, AX = FA28H and CY = 1.

AX = 1010_0010_1000_1100B CY = 0

AX = 1101_0001_0100_0110B CY = 0 1 time

AX = 1110_1000_1010_0011B CY = 0 2 times

AX = 1111_0100_0101_0001B CY = 1 3 times

AX = 1111_1010_0010_1000B CY = 1 4 times

6.8 Rotate Instructions

The following instructions are rotate instructions.

- ROR
- ROL
- RORC
- ROLC
- ROLWC

ROR Rotate Right

Byte Data Rotation to the Right

[Instruction format] ROR dst, cnt

 $\textbf{[Operation]} \hspace{1cm} (CY,\,dst_7\,\leftarrow dst_0,\,dst_{m-1}\leftarrow dst_m)\times one\ time$

[Operand]


Mnemonic	Operand (dst, cnt)
ROR	A, 1

[Flag]

Z	AC	CY
		×

[Description]

- The destination operand (dst) contents specified by the 1st operand are rotated to the right just once.
- The LSB (bit 0) contents are simultaneously rotated to the MSB (bit 7) and transferred to the CY flag.



[Description example]

ROR A, 1; The A register contents are rotated to the right by one bit.

ROL Rotate Left

Byte Data Rotation to the Left

[Instruction format] ROL dst, cnt

 $\textbf{[Operation]} \hspace{1cm} (CY,\,dst_0\leftarrow dst_0,\,dst_{m+1}\leftarrow dst_m)\times one\ time$

[Operand]


Mnemonic	Operand (dst, cnt)
ROL	A, 1

[Flag]

Z	AC	CY
		×

[Description]

- The destination operand (dst) contents specified by the 1st operand are rotated to the left just once.
- The MSB (bit 7) contents are simultaneously rotated to the LSB (bit 0) and transferred to the CY flag.



[Description example]

ROL A, 1; The A register contents are rotated to the left by one bit.

RORC

Rotate Right with Carry Byte Data Rotation to the Right with Carry

[Instruction format] RORC dst, cnt

[Operation] $(CY \leftarrow dst_0,\, dst_7 \leftarrow CY,\, dst_{m-1} \leftarrow dst_m) \times one \ time$

[Operand]


Mnemonic	Operand (dst, cnt)	
RORC	A, 1	

[Flag]

Z	AC	CY
		×

[Description]

• The destination operand (dst) contents specified by the 1st operand are rotated just once to the right with carry.



[Description example]

RORC A, 1; The A register contents are rotated to the right by one bit including the CY flag.

ROLC

Rotate Left with Carry

Byte Data Rotation to the Left with Carry

[Instruction format] ROLC dst, cnt

 $\textbf{[Operation]} \hspace{1cm} (CY \leftarrow dst_7, \, dst_0 \leftarrow CY, \, dst_{m+1} \, \leftarrow dst_m) \times one \; time$

[Operand]


Mnemonic	Operand (dst, cnt)
ROLC	A, 1

[Flag]

Z	AC	CY
		×

[Description]

• The destination operand (dst) contents specified by the 1st operand are rotated just once to the left with carry.



[Description example]

ROLC A, 1; The A register contents are rotated to the left by one bit including the CY flag.

ROLWC

Rotate Left word with Carry Word Data Rotation to the Left with Carry

[Instruction format] ROLWC dst, cnt

 $\textbf{[Operation]} \hspace{1cm} (CY \leftarrow dst_{15}, \, dst_0 \leftarrow CY, \, dst_{m+1} \, \leftarrow dst_m) \times one \; time$

[Operand]


Mnemonic	Operand (dst, cnt)	
ROLWC	AX, 1	
	BC, 1	

[Flag]

Z	AC	CY
		×

[Description]

• The destination operand (dst) contents specified by the 1st operand are rotated just once to the left with carry.



[Description example]

ROLWC BC, 1; The BC register contents are rotated to the left by one bit including the CY flag.

6.9 Bit Manipulation Instructions

The following instructions are bit manipulation instructions.

- MOV1
- AND1
- OR1
- XOR1
- SET1
- CLR1
- NOT1

MOV1 Move Single Bit
1 Bit Data Transfer

[Instruction format] MOV1 dst, src

 $\textbf{[Operation]} \hspace{1cm} \mathsf{dst} \leftarrow \mathsf{src}$

[Operand]

Mnemonic	Operand (dst, src)	
MOV1	CY, A.bit	
	A.bit, CY	
	CY, PSW.bit	
	PSW.bit, CY	
	CY, saddr.bit	
	saddr.bit, CY	

Mnemonic	Operand (dst, src)	
MOV1	CY, sfr.bit	
	sfr.bit, CY	
	CY, [HL].bit	
	[HL].bit, CY	
	CY, ES:[HL].bit	
	ES:[HL].bit, CY	

[Flag]

dst = CY

Z	AC	CY
		×

dst = PSW.bit

Z	AC	CY
×	×	

In all other cases

Z	AC	CY

[Description]

- Bit data of the source operand (src) specified by the 2nd operand is transferred to the destination operand (dst) specified by the 1st operand.
- When the destination operand (dst) is CY or PSW.bit, only the corresponding flag is changed.
- All interrupt requests are not acknowledged between the MOV1 PSW.bit, CY instruction and the next instruction.

[Description example]

MOV1 P3.4, CY; The CY flag contents are transferred to bit 4 of port 3.

AND1 And Single Bit
1 Bit Data Logical Product

[Instruction format] AND1 dst, src

 $\textbf{[Operation]} \hspace{1cm} \mathsf{dst} \leftarrow \mathsf{dst} \wedge \mathsf{src}$

[Operand]

Mnemonic	Operand (dst, src)	
AND1	CY, A.bit	
	CY, PSW.bit	
	CY, saddr.bit	
	CY, sfr.bit	
	CY, [HL].bit	
	CY, ES:[HL].bit	

[Flag]

Z	AC	CY
		×

[Description]

- Logical product of bit data of the destination operand (dst) specified by the 1st operand and the source operand (src) specified by the 2nd operand is obtained and the result is stored in the destination operand (dst).
- The operation result is stored in the CY flag (because of the destination operand (dst)).

[Description example]

AND1 CY, FFE7FH.3; Logical product of FFE7FH bit 3 and the CY flag is obtained and the result is stored in the CY flag.

OR1 Or Single Bit
1 Bit Data Logical Sum

[Instruction format] OR1 dst, src

 $\textbf{[Operation]} \hspace{1cm} \mathsf{dst} \leftarrow \mathsf{dst} \vee \mathsf{src}$

[Operand]

Mnemonic	Operand (dst, src)	
OR1	CY, A.bit	
	CY, PSW.bit	
	CY, saddr.bit	
	CY, sfr.bit	
	CY, [HL].bit	
	CY, ES:[HL].bit	

[Flag]

Z	AC	CY
		×

[Description]

- The logical sum of bit data of the destination operand (dst) specified by the 1st operand and the source operand (src) specified by the 2nd operand is obtained and the result is stored in the destination operand (dst).
- The operation result is stored in the CY flag (because of the destination operand (dst)).

[Description example]

OR1 CY, P2.5; The logical sum of port 2 bit 5 and the CY flag is obtained and the result is stored in the CY flag.

XOR1

Exclusive Or Single Bit

1 Bit Data Exclusive Logical Sum

[Instruction format] XOR1 dst, src

[Operation] $dst \leftarrow dst + src$

[Operand]

Mnemonic	Operand (dst, src)	
XOR1	CY, A.bit	
	CY, PSW.bit	
	CY, saddr.bit	
	CY, sfr.bit	
	CY, [HL].bit	
	CY, ES:[HL].bit	

[Flag]

Z	AC	CY
		×

[Description]

- The exclusive logical sum of bit data of the destination operand (dst) specified by the 1st operand and the source operand (src) specified by the 2nd operand is obtained and the result is stored in the destination operand (dst).
- The operation result is stored in the CY flag (because of the destination operand (dst)).

[Description example]

XOR1 CY, A.7; The exclusive logical sum of the A register bit 7 and the CY flag is obtained and the result is stored in the CY flag.

SET1

Set Single Bit (Carry Flag)

1 Bit Data Set

[Instruction format] SET1 dst

 $\textbf{[Operation]} \hspace{1cm} \text{dst} \leftarrow 1$

[Operand]

Mnemonic	Operand (dst)
SET1	A.bit
	PSW.bit
	!addr16.bit
	ES:!addr16.bit
	saddr.bit
	sfr.bit
	[HL].bit
	ES:[HL].bit
	CY

[Flag]

dst = PSW.bit

Z	AC	CY
×	×	×

dst = CY

Z	AC	CY
		1

In all other cases

Z	AC	CY

[Description]

- The destination operand (dst) is set (1).
- When the destination operand (dst) is CY or PSW.bit, only the corresponding flag is set (1).
- All interrupt requests are not acknowledged between the SET1 PSW.bit instruction and the next instruction.

[Description example]

SET1 FFE55H.1; Bit 1 of FFE55H is set (1).

CLR₁

Clear Single Bit (Carry Flag)

1 Bit Data Clear

[Instruction format] CLR1 dst

 $[\textbf{Operation}] \hspace{1cm} \text{dst} \leftarrow 0$

[Operand]

Mnemonic	Operand (dst)
CLR1	A.bit
	PSW.bit
	!addr16.bit
	ES:!addr16.bit
	saddr.bit
	sfr.bit
	[HL].bit
	ES:[HL].bit
	CY

[Flag]

dst = PSW.bit

Z	AC	CY
×	×	×

dst = CY

Z	AC	CY
		0

In all other cases

Z	AC	CY

[Description]

- The destination operand (dst) is cleared (0).
- When the destination operand (dst) is CY or PSW.bit, only the corresponding flag is cleared (0).
- All interrupt requests are not acknowledged between the CLR1 PSW.bit instruction and the next instruction.

[Description example]

CLR1 P3.7; Bit 7 of port 3 is cleared (0).

NOT1

Not Single Bit (Carry Flag)
1 Bit Data Logical Negation

[Instruction format] NOT1 dst

[Operation] $dst \leftarrow \overline{dst}$

[Operand]

Mnemonic	Operand (dst)
NOT1	СҮ

[Flag]

Z	AC	CY
		×

[Description]

• The CY flag is inverted.

[Description example]

NOT1 CY; The CY flag is inverted.

6.10 Call Return Instructions

The following instructions are call return instructions.

- CALL
- CALLT
- BRK
- RET
- RETI
- RETB

CALL Subroutine Call

[Instruction format] CALL target

[Operation] $(SP-2) \leftarrow (PC+n)s$,

 $\begin{array}{lll} (\mathsf{SP-3}) & \leftarrow (\mathsf{PC+n})_\mathsf{H}, \\ (\mathsf{SP-4}) & \leftarrow (\mathsf{PC+n})_\mathsf{L}, \\ \mathsf{SP} & \leftarrow \mathsf{SP-4} \\ \mathsf{PC} & \leftarrow \mathsf{target} \end{array}$

Remark n is 4 when using !!addr20, 3 when using !addr16 or \$!addr20, and 2 when using AX, BC, DE, or HL.

[Operand]

Mnemonic	Operand (target)
CALL	AX
	BC
	DE
	HL
	\$!addr20
	!addr16
	!!addr20

[Flag]

Z	AC	CY

[Description]

- This is a subroutine call with a 20/16-bit absolute address or a register indirect address.
- The start address (PC+n) of the next instruction is saved in the stack and is branched to the address specified by the target operand (target).

[Description example]

CALL !!3E000H; Subroutine call to 3E000H

CALLT Subroutine Call (Refer to the Call Table)

[Instruction format] CALLT [addr5]

 $\begin{tabular}{ll} \hbox{ (SP-2)} &\leftarrow \hbox{(PC+2)s}, \end{tabular}$

 $(SP-3) \leftarrow (PC+2)H,$ $(SP-4) \leftarrow (PC+2)L,$

PCs ← 0000,

 $\begin{array}{ll} \text{PC}_{\text{H}} & \leftarrow (0000,\,\text{addr5+1}), \\ \text{PC}_{\text{L}} & \leftarrow (0000,\,\text{addr5}) \end{array}$

 $SP \leftarrow SP-4$

[Operand]

Mnemonic	Operand ([addr5])	
CALLT	[addr5]	

[Flag]

Z	AC	CY

[Description]

- This is a subroutine call for call table reference.
- The start address (PC+2) of the next instruction is saved in the stack and is branched to the address indicated with the word data of a call table (specify the even addresses of 00080H to 000BFH, with the higher 4 bits of the address fixed to 0000B, and the lower 16 bits indicated with addr5).

[Description example]

CALLT [80H]; Subroutine call to the word data addresses 00080H and 00081H.

[Remark]

Only even-numbered addresses can be specified (odd-numbered addresses cannot be specified).

addr5: Immediate data or label from 0080H to 00BFH (even-numbered addresses only)

(16-bit even addresses of 0080H to 00BFH, with bits 15 to 6 fixed to 0000000010B, bit 0 fixed to 0B, and the five bits of bits 5 to 1 varied)



Break
Software Vectored Interrupt

[Instruction format] BRK

[Operation] $(SP-1) \leftarrow PSW$,

 $(SP-2) \quad \leftarrow (PC+2)s,$

 $(SP-3) \leftarrow (PC+2)H$

 $(SP-4) \leftarrow (PC+2)_L$

PCs ← 0000,

PCH \leftarrow (0007FH),

 $PCL \leftarrow (0007FH),$

 $\mathsf{SP} \qquad \leftarrow \mathsf{SP}\text{--}\mathsf{4},$

IE $\leftarrow 0$

[Operand]

None

[Flag]

Z	AC	CY

[Description]

- This is a software interrupt instruction.
- PSW and the next instruction address (PC+2) are saved to the stack. After that, the IE flag is cleared (0) and the saved data is branched to the address indicated with the word data at the vector address (0007EH, 0007FH). Because the IE flag is cleared (0), the subsequent maskable vectored interrupts are disabled.
- The RETB instruction is used to return from the software vectored interrupt generated with this instruction.

Return Return from Subroutine

[Instruction format] RET

[Operation] $PC_{L} \leftarrow (SP),$

 $\begin{aligned} & \mathsf{PCH} \leftarrow (\mathsf{SP+1}), \\ & \mathsf{PCs} \leftarrow (\mathsf{SP+2}), \\ & \mathsf{SP} \ \leftarrow \mathsf{SP+4} \end{aligned}$

[Operand]

None

[Flag]

Z	AC	CY

[Description]

- This is a return instruction from the subroutine call made with the CALL and CALLT instructions.
- The word data saved to the stack returns to the PC, and the program returns from the subroutine.

RETI

Return from Interrupt
Return from Hardware Vectored Interrupt

[Instruction format] RETI

[Operation] $PCL \leftarrow (SP),$

PCH \leftarrow (SP+1), PCs \leftarrow (SP+2), PSW \leftarrow (SP+3), SP \leftarrow SP+4,

[Operand]

None

[Flag]

Z	AC	CY
R	R	R

[Description]

- This is a return instruction from the vectored interrupt.
- The data saved to the stack returns to the PC and the PSW, and the program returns from the interrupt servicing routine.
- This instruction cannot be used for return from the software interrupt with the BRK instruction.
- None of interrupts are acknowledged between this instruction and the next instruction to be executed.

[Caution]

Be sure to use the RETI instruction for restoring from the non-maskable interrupt.

RETB

Return from Break
Return from Software Vectored Interrupt

[Instruction format] RETB

 $[\textbf{Operation}] \hspace{1cm} \textbf{PCL} \hspace{1cm} \leftarrow (\textbf{SP}),$

PCH \leftarrow (SP+1), PCs \leftarrow (SP+2), PSW \leftarrow (SP+3), SP \leftarrow SP+4

[Operand]

None

[Flag]

Z	AC	CY
R	R	R

[Description]

- This is a return instruction from the software interrupt generated with the BRK instruction.
- The data saved in the stack returns to the PC and the PSW, and the program returns from the interrupt servicing routine.
- None of interrupts are acknowledged between this instruction and the next instruction to be executed.

6.11 Stack Manipulation Instructions

The following instructions are stack manipulation instructions.

- PUSH
- POP
- MOVW SP, src
- MOVW rp, SP
- ADDW SP, #byte
- SUBW SP, #byte

PUSH Push

[Instruction format] PUSH src

[Operation] When src = rp When src = PSW

 $\begin{array}{lll} (\text{SP-1}) \; \leftarrow r p_{\text{H}}, & & (\text{SP-1}) \; \leftarrow P S W \\ (\text{SP-2}) \; \leftarrow r p_{\text{L}}, & & (\text{SP-2}) \; \leftarrow 00 H \end{array}$

 $\mathsf{SP} \qquad \leftarrow \mathsf{SP}\text{--}2 \qquad \qquad \mathsf{SP} \qquad \leftarrow \mathsf{SP}\text{--}2$

[Operand]

Mnemonic	Operand (src)
PUSH	PSW
	rp

[Flag]

Z	AC	CY

[Description]

• The data of the register specified by the source operand (src) is saved to the stack.

[Description example]

PUSH AX; AX register contents are saved to the stack.

POP Pop

[Instruction format] POP dst

[Operation] When dst = rp When dst = PSW

$$\label{eq:continuous_problem} \begin{split} \text{rpL} \leftarrow (\text{SP}), & \text{PSW} \leftarrow (\text{SP+1}) \\ \text{rpH} \leftarrow (\text{SP+1}), & \text{SP} \leftarrow \text{SP+2} \end{split}$$

 $\mathsf{SP} \leftarrow \mathsf{SP+2}$

[Operand]

Mnemonic	Operand (dst)	
POP	PSW	
	rp	

[Flag]

dst = rp

Z	AC	CY

dst = PSW

Z	AC	CY
R	R	R

[Description]

- Data is returned from the stack to the register specified by the destination operand (dst).
- When the operand is PSW, each flag is replaced with stack data.
- None of interrupts are acknowledged between the POP PSW instruction and the subsequent instruction.

[Description example]

POP AX; The stack data is returned to the AX register.

MOVW SP, src MOVW rp, SP

Move Word

Word Data Transfer with Stack Pointer

[Instruction format] MOVW dst, src

 $\textbf{[Operation]} \hspace{1cm} \mathsf{dst} \leftarrow \mathsf{src}$

[Operand]

Mnemonic	Operand (dst, src)
MOVW	SP, #word
	SP, AX
	AX, SP
	HL, SP
	BC, SP
	DE, SP

[Flag]

Z	AC	CY

[Description]

- This is an instruction to manipulate the stack pointer contents.
- The source operand (src) specified by the 2nd operand is stored in the destination operand (dst) specified by the 1st operand.

[Description example]

MOVW SP, #FE20H; FE20H is stored in the stack pointer.

ADDW SP, #byte

Add stack pointer **Addition of Stack Pointer**

[Instruction format] ADDW SP, src

[Operation] $\mathsf{SP} \leftarrow \mathsf{SP}\text{+}\mathsf{src}$

[Operand]

Mnemonic	Operand (src)
ADDW	SP, #byte

[Flag]

Z	AC	CY

[Description]

• The stack pointer specified by the first operand and the source operand (src) specified by the second operand are added and the result is stored in the stack pointer.

[Description example]

ADDW SP, #12H; Stack pointer and 12H are added, and the result is stored in the stack pointer.

SUBW SP, #byte

Sub stack pointer Subtraction of Stack Pointer

[Instruction format] SUBW SP, src

 $[\textbf{Operation}] \hspace{1cm} \textbf{SP} \leftarrow \textbf{SP-src}$

[Operand]

Mnemonic	Operand (src)
SUBW	SP, #byte

[Flag]

Z	AC	CY

[Description]

• Source operand (src) specified by the second operand is subtracted from the stack pointer specified by the first operand, and the result is stored in the stack pointer.

[Description example]

SUBW SP, #12H; 12H is subtracted from the stack pointer, and the result is stored in the stack pointer.

6.12 Unconditional Branch Instruction

The following instruction is an unconditional branch instruction.

• BR

Branch
Unconditional Branch

[Instruction format] BR target

[Operation] $PC \leftarrow target$

[Operand]

Mnemonic	Operand (target)
BR	AX
	\$addr20
	\$!addr20
	!addr16
	!!addr20

[Flag]

Z	AC	CY

[Description]

- This is an instruction to branch unconditionally.
- The word data of the target address operand (target) is transferred to PC and branched.

[Description example]

BR !!12345H; Branch to address 12345H.

6.13 Conditional Branch Instructions

The following instructions are conditional branch instructions.

- BC
- BNC
- BZ
- BNZ
- BH
- BNH
- BT
- BF
- BTCLR

Branch if Carry

Conditional Branch with Carry Flag (CY = 1)

[Instruction format] BC \$addr20

[Operation] $PC \leftarrow PC+2+jdisp8 \text{ if } CY = 1$

[Operand]

Mnemonic	Operand (\$addr20)
ВС	\$addr20

[Flag]

Z	AC	CY

[Description]

When CY = 1, data is branched to the address specified by the operand.
 When CY = 0, no processing is carried out and the subsequent instruction is executed.

[Description example]

BC \$00300H; When CY = 1, data is branched to 00300H (with the start of this instruction set in the range of addresses 0027FH to 0037EH).

Branch if Not Carry BNC Conditional Branch with Carry Flag (CY = 0)

[Instruction format] BNC \$addr20

[Operation] $PC \leftarrow PC+2+jdisp8 \text{ if } CY = 0$

[Operand]

Mnemonic	Operand (\$addr20)
BNC	\$addr20

[Flag]

Z	AC	CY

[Description]

• When CY = 0, data is branched to the address specified by the operand. When CY = 1, no processing is carried out and the subsequent instruction is executed.

[Description example]

BNC \$00300H; When CY = 0, data is branched to 00300H (with the start of this instruction set in the range of addresses 0027FH to 0037EH).

Branch if Zero
Conditional Branch with Zero Flag (Z = 1)

[Instruction format] BZ \$addr20

[Operation] $PC \leftarrow PC+2+jdisp8 \text{ if } Z = 1$

[Operand]

Mnemonic	Operand (\$addr20)
BZ	\$addr20

[Flag]

Z	AC	CY

[Description]

When Z = 1, data is branched to the address specified by the operand.
 When Z = 0, no processing is carried out and the subsequent instruction is executed.

[Description example]

DEC B

BZ \$003C5H; When the B register is 0, data is branched to 003C5H (with the start of this instruction set in the range of addresses 00344H to 00443H).

BNZ

Branch if Not Zero

Conditional Branch with Zero Flag (Z = 0)

[Instruction format] BNZ \$addr20

[Operation] PC \leftarrow PC+2+jdisp8 if Z = 0

[Operand]

Mnemonic	Operand (\$addr20)
BNZ	\$addr20

[Flag]

Z	AC	CY

[Description]

When Z = 0, data is branched to the address specified by the operand.
 When Z = 1, no processing is carried out and the subsequent instruction is executed.

[Description example]

CMP A, #55H

BNZ \$00A39H; If the A register is not 55H, data is branched to 00A39H (with the start of this instruction set in the range of addresses 009B8H to 00AB7H).

Branch if Higher than Conditional branch by numeric value comparison ($(Z \lor CY) = 0$)

[Instruction format] BH \$addr20

[Operation] $PC \leftarrow PC+3+jdisp8 \text{ if } (Z \lor CY) = 0$

[Operand]

Mnemonic	Operand (\$addr20)
ВН	\$addr20

[Flag]

Z	AC	CY

[Description]

- When (Z v CY) = 0, data is branched to the address specified by the operand.
 When (Z v CY) = 1, no processing is carried out and the subsequent instruction is executed.
- This instruction is used to judge which of the unsigned data values is higher. It is detected whether the first operand is higher than the second operand in the CMP instruction immediately before this instruction.

[Description example]

CMP A, C

BH \$00356H; Branch to address 00356H when the A register contents are greater than the C register

contents (start of the BH instruction, however, is in addresses 002D4H to 003D3H).

BNH

Branch if Not Higher than

Conditional branch by numeric value comparison ($(Z \lor CY) = 1$)

[Instruction format] BNH \$addr20

[Operation] PC \leftarrow PC+3+jdisp8 if (Z \vee CY) = 1

[Operand]

Mnemonic	Operand (\$addr20)
BNH	\$addr20

[Flag]

Z	AC	CY

[Description]

- When (Z v CY) = 1, data is branched to the address specified by the operand.
 When (Z v CY) = 0, no processing is carried out and the subsequent instruction is executed.
- This instruction is used to judge which of the unsigned data values is higher. It is detected whether the first operand is not higher than the second operand (the first operand is equal to or lower than the second operand) in the CMP instruction immediately before this instruction.

[Description example]

CMP A, C

BNH \$00356H; Branch to address 00356H when the A register contents are equal to or lower than the C register contents (start of the BNH instruction, however, is in addresses 002D4H to 003D3H).

Branch if True

Conditional Branch by Bit Test (Byte Data Bit = 1)

[Instruction format] BT bit, \$addr20

[Operation] $PC \leftarrow PC+b+jdisp8 \text{ if bit} = 1$

[Operand]

Mnemonic	Operand (bit, \$addr20)	b (Number of bytes)
ВТ	saddr.bit, \$addr20	4
	sfr.bit, \$addr20	4
	A.bit, \$addr20	3
	PSW.bit, \$addr20	4
	[HL].bit, \$addr20	3
	ES:[HL].bit, \$addr20	4

[Flag]

Z	AC	CY

[Description]

• If the 1st operand (bit) contents have been set (1), data is branched to the address specified by the 2nd operand (\$addr20).

If the 1st operand (bit) contents have not been set (1), no processing is carried out and the subsequent instruction is executed.

[Description example]

BT FFE47H.3, \$0055CH; When bit 3 at address FFE47H is 1, data is branched to 0055CH (with the start of this instruction set in the range of addresses 004DAH to 005D9H).

Branch if False

Conditional Branch by Bit Test (Byte Data Bit = 0)

[Instruction format] BF bit, \$addr20

[Operation] $PC \leftarrow PC+b+jdisp8 \text{ if bit} = 0$

[Operand]

Mnemonic	Operand (bit, \$addr20)	b (Number of bytes)
BF	saddr.bit, \$addr20	4
	sfr.bit, \$addr20	4
	A.bit, \$addr20	3
	PSW.bit, \$addr20	4
	[HL].bit, \$addr20	3
	ES:[HL].bit, \$addr20	4

[Flag]

Z	AC	CY

[Description]

• If the 1st operand (bit) contents have been cleared (0), data is branched to the address specified by the 2nd operand (\$addr20).

If the 1st operand (bit) contents have not been cleared (0), no processing is carried out and the subsequent instruction is executed.

[Description example]

BF P2.2, **\$01549H**; When bit 2 of port 2 is 0, data is branched to address 01549H (with the start of this instruction set in the range of addresses 014C6H to 015C5H).

BTCLR

Branch if True and Clear

Conditional Branch and Clear by Bit Test (Byte Data Bit =1)

[Instruction format] BTCLR bit, \$addr20

[Operation] $PC \leftarrow PC+b+jdisp8 \text{ if bit} = 1, \text{ then bit} \leftarrow 0$

[Operand]

Mnemonic	Operand (bit, \$addr20)	b (Number of bytes)
BTCLR	saddr.bit, \$addr20	4
	sfr.bit, \$addr20	4
	A.bit, \$addr20	3
	PSW.bit, \$addr20	4
	[HL].bit, \$addr20	3
	ES:[HL].bit, \$addr20	4

[Flag]

bit = PSW.bit

Z	AC	CY
×	×	×

In all other cases

Z	AC	CY

[Description]

• If the 1st operand (bit) contents have been set (1), they are cleared (0) and branched to the address specified by the 2nd operand.

If the 1st operand (bit) contents have not been set (1), no processing is carried out and the subsequent instruction is executed

- When the 1st operand (bit) is PSW.bit, the corresponding flag contents are cleared (0).
- All interrupt requests are not acknowledged between the BTCLR PSW.bit, \$addr20 instruction and the next instruction.

[Description example]

BTCLR PSW.0, \$00356H; When bit 0 (CY flag) of PSW is 1, the CY flag is cleared to 0 and branched to address 00356H (with the start of this instruction set in the range of addresses 002D4H to 003D3H).

6.14 Conditional Skip Instructions

The following instructions are conditional skip instructions.

- SKC
- SKNC
- SKZ
- SKNZ
- SKH
- SKNH

Skip if CY
Skip with Carry Flag (CY = 1)

[Instruction format] SKC

[Operation] Next instruction skip if CY = 1

[Operand]

None

[Flag]

Z	AC	CY

[Description]

- When CY = 1, the next instruction is skipped. The subsequent instruction is a NOP and one clock of execution time
 is consumed. However, if the next instruction is a PREFIX instruction (indicated by "ES:"), two clocks of execution
 time are consumed.
- When CY = 0, the next instruction is executed.
- All interrupt requests are not acknowledged between this instruction and the next instruction.

[Description example]

MOV A, #55H

SKC

ADD A, #55H; The A register's value = AAH when CY = 0, and 55H when CY = 1.

SKNC Skip if not CY
Skip with Carry Flag (CY = 0)

[Instruction format] SKNC

[Operation] Next instruction skip if CY = 0

[Operand]

None

[Flag]

Z	AC	CY

[Description]

- When CY = 0, the next instruction is skipped. The subsequent instruction is a NOP and one clock of execution time
 is consumed. However, if the next instruction is a PREFIX instruction (indicated by "ES:"), two clocks of execution
 time are consumed.
- When CY = 1, the next instruction is executed.
- All interrupt requests are not acknowledged between this instruction and the next instruction.

[Description example]

MOV A, #55H

SKNC

ADD A, #55H; The A register's value = AAH when CY = 1, and 55H when CY = 0.

Skip if Z
Skip with Zero Flag (Z = 1)

[Instruction format] SKZ

[Operation] Next instruction skip if Z = 1

[Operand]

None

[Flag]

Z	AC	CY

[Description]

- When Z = 1, the next instruction is skipped. The subsequent instruction is a NOP and one clock of execution time is consumed. However, if the next instruction is a PREFIX instruction (indicated by "ES:"), two clocks of execution time are consumed.
- When Z = 0, the next instruction is executed.
- All interrupt requests are not acknowledged between this instruction and the next instruction.

[Description example]

MOV A, #55H

SKZ

ADD A, #55H; The A register's value = AAH when Z = 0, and 55H when Z = 1.

Skip if not Z **SKNZ** Skip with Zero Flag (Z = 0)

[Instruction format] SKNZ

[Operation] Next instruction skip if Z = 0

[Operand]

None

[Flag]

Z	AC	CY

[Description]

- When Z = 0, the next instruction is skipped. The subsequent instruction is a NOP and one clock of execution time is consumed. However, if the next instruction is a PREFIX instruction (indicated by "ES:"), two clocks of execution time are consumed.
- When Z = 1, the next instruction is executed.
- All interrupt requests are not acknowledged between this instruction and the next instruction.

[Description example]

MOV A, #55H

SKNZ

ADD A, #55H; The A register's value = AAH when Z = 1, and 55H when Z = 0.

Skip if Higher than SKH Skip with numeric value comparison $((Z \lor CY) = 0)$

[Instruction format] SKH

[Operation] Next instruction skip if $(Z \vee CY) = 0$

[Operand]

None

[Flag]

Z	AC	CY

[Description]

- When (Z v CY) = 0, the next instruction is skipped. The subsequent instruction is a NOP and one clock of execution time is consumed. However, if the next instruction is a PREFIX instruction (indicated by "ES:"), two clocks of execution time are consumed.
- When $(Z \vee CY) = 1$, the next instruction is executed.
- All interrupt requests are not acknowledged between this instruction and the next instruction.

[Description example]

CMP A, #80H

SKH

CALL !!TARGET; When the A register contents are higher than 80H, the CALL instruction is skipped and the next instruction is executed.

> When the A register contents are 80H or lower, the next CALL instruction is executed and execution is branched to the target address.

SKNH

Skip if not Higher than

Skip with numeric value comparison ($(Z \lor CY) = 1$)

[Instruction format] SKNH

[Operation] Next instruction skip if $(Z \lor CY) = 1$

[Operand]

None

[Flag]

Z	AC	CY

[Description]

- When (Z v CY) = 1, the next instruction is skipped. The subsequent instruction is a NOP and one clock of execution time is consumed. However, if the next instruction is a PREFIX instruction (indicated by "ES:"), two clocks of execution time are consumed.
- When $(Z \vee CY) = 0$, the next instruction is executed.
- All interrupt requests are not acknowledged between this instruction and the next instruction.

[Description example]

CMP A, #80H

SKNH

CALL !!TARGET; When the A register contents are 80H or lower, the CALL instruction is skipped and the next instruction is executed.

When the A register contents are higher than 80H, the next CALL instruction is executed and execution is branched to the target address.

6.15 CPU Control Instructions

The following instructions are CPU control instructions.

- SEL RBn
- NOP
- EI
- DI
- HALT
- STOP
- <R>> Caution The following CPU control instruction does not mounted on the RL78-S1 core.
 - SEL RBn (Register Bank Selection)

SEL RBn

Select Register Bank Register Bank Selection

[Instruction format] SEL RBn

[Operation] RBS0, RBS1 \leftarrow n; (n = 0 to 3)

[Operand]

Mnemonic	Operand (RBn)
SEL	RBn

[Flag]

Z	AC	CY

[Description]

- The register bank specified by the operand (RBn) is made a register bank for use by the next and subsequent instructions.
- RBn ranges from RB0 to RB3.

[Description example]

SEL RB2; Register bank 2 is selected as the register bank for use by the next and subsequent instructions.

NOP

No Operation
No Operation

[Instruction format] NOP

[Operation] no operation

[Operand] None

[Flag]

Z	AC	CY

[Description]

• Only the time is consumed without processing.

Enable Interrupt
Interrupt Enabled

[Instruction format] El

 $[\textbf{Operation}] \hspace{1cm} \textbf{IE} \leftarrow \textbf{1}$

[Operand]

None

[Flag]

Z	AC	CY

[Description]

- The maskable interrupt acknowledgeable status is set (by setting the interrupt enable flag (IE) to (1)).
- No interrupts are acknowledged between this instruction and the next instruction.
- If this instruction is executed, vectored interrupt acknowledgment from another source can be disabled. For details, refer to the description of interrupt functions in the user's manual for each product.

Disable Interrupt
Interrupt Disabled

[Instruction format] DI

[Operation] $IE \leftarrow 0$

[Operand]

None

[Flag]

Z	AC	CY

[Description]

- Maskable interrupt acknowledgment by vectored interrupt is disabled (with the interrupt enable flag (IE) cleared (0)).
- No interrupts are acknowledged between this instruction and the next instruction.
- For details of interrupt servicing, refer to the description of interrupt functions in the user's manual for each product.

HALT
HALT Mode Set

[Instruction format] HALT

[Operation] Set HALT Mode

[Operand]

None

[Flag]

Z	AC	CY

[Description]

• This instruction is used to set the HALT mode to stop the CPU operation clock. The total power consumption of the system can be decreased with intermittent operation by combining this mode with the normal operation mode.

Stop **STOP Stop Mode Set**

STOP [Instruction format]

[Operation] Set STOP Mode

[Operand]

None

[Flag]

Z	AC	CY

[Description]

• This instruction is used to set the STOP mode to stop the main system clock oscillator and to stop the whole system. Power consumption can be minimized to only leakage current.

RL78 family CHAPTER 7 PIPELINE

CHAPTER 7 PIPELINE

7.1 Features

The RL78 microcontroller uses three-stage pipeline control to enable single-cycle execution of almost all instructions. Instructions are executed in three stages: instruction fetch (IF), instruction decode (ID), and memory access (MEM).

Elapsed time (state) Internal system clock Concurrent processing by CPU <1> <2> <3> <4> <5> <6> ΙF Instruction 1 -ID MEM IF MEM Instruction 2 -ID Instruction 3 -ΙF ID MEM ΙF Instruction 4 -ID MEM Instruction 5 — IF ID MEM End of | End of | End of | instruc- | instruc- | instruc- | instruc- | End of 1 End of instruc- instrucinstruc- instruc- ins i tion 1

Figure 7-1. Pipeline Execution of Five Typical Instructions (Example)

• IF (instruction fetch): Instruction is fetched and fetch pointer is incremented.

• ID (instruction decode): Instruction is decoded and address is calculated.

• MEM (memory access): Decoded instruction is executed and memory at target address is accessed.

RL78 family CHAPTER 7 PIPELINE

<R>> 7.2 Number of Operation Clocks

Although a problem in which the count clocks cannot be counted occurs in some other pipeline microcontrollers, the RL78 microcontroller solves this problem by maintaining operation at the same number of clocks, and thus stable programs can be provided.

These numbers of clocks are listed in 5.5 Operation List.

7.2.1 Access to flash memory contents as data

When the content of the flash memory is accessed as data, the pipeline operation is stopped at the MEM stage. Therefore, the number of operation clocks is increased from the listed number of clocks. For details, refer to 5.5 Operation List.

7.2.2 Instruction fetch from RAM

When data is fetched from RAM, the instruction gueue becomes empty because reading from RAM is late. So the CPU waits until the data is set to the instruction queue. During fetch from RAM, the CPU also waits if there is RAM access.

For the RL78-S2 core and the RL78-S3 core, the number of clocks when instructions are fetched from the internal RAM area is twice the number of clocks plus 3, maximum when fetching an instruction from the internal ROM (flash memory) area. For the RL78-S1 core, the number of clocks when instructions are fetched from the internal RAM area is four times the number of clocks plus 6, maximum when fetching an instruction from the internal ROM (flash memory) area.



RL78 family CHAPTER 7 PIPELINE

<R>> 7.2.3 Hazards related to combined instructions

If the data of the register contents is indirectly accessed immediately after the writing to the register that is to be used for the indirect access, a one- to two-clock wait is inserted for the RL78-S1 core, and a one-clock wait is inserted for the RL78-S2 core and the RL78-S3 core.

Register Name	Previous Instruction	Next Instruction Operand (or Instruction)
DE	Write instruction to D register ^{Note 1} Write instruction to E register ^{Note 1} Write instruction to DE register ^{Note 1} SEL RBn ^{Note 2}	[DE], [DE+byte]
HL	Write instruction to H register ^{Note 1} Write instruction to L register ^{Note 1} Write instruction to HL register ^{Note 1} SEL RBn ^{Note 2}	[HL], [HL+byte], [HL+B], [HL+C], [HL].bit
В	Write instruction to B register ^{Note 1} SEL RBn ^{Note 2}	Word[B], [HL+B]
С	Write instruction to C register ^{Note 1} SEL RBn ^{Note 2}	Word[C], [HL+C]
BC	Write instruction to B register ^{Note 1} Write instruction to C register ^{Note 1} Write instruction to BC register ^{Note 1} SEL RBn ^{Note 2}	Word[BC], [HL+B], [HL+C]
SP	MOVW SP, #word MOVW SP, AX ADDW SP, #byte SUBW SP, #byte	[SP+byte] CALL instruction, CALLT instruction, BRK instruction, SOFT instruction, RET instruction, RETI instruction, RETB instruction, interrupt, PUSH instruction, POP instruction
CS	MOV CS, #byte MOV CS, A	CALL rp BR AX
AX	Write instruction to A register ^{Note 1} Write instruction to X register ^{Note 1} Write instruction to AX register ^{Note 1} SEL RBn ^{Note 2}	BR AX
AX BC DE HL	Write instruction to A register Note 1 Write instruction to B register Note 1 Write instruction to B register Note 1 Write instruction to C register Note 1 Write instruction to D register Note 1 Write instruction to E register Note 1 Write instruction to H register Note 1 Write instruction to L register Note 1 Write instruction to AX register Note 1 Write instruction to BC register Note 1 Write instruction to BC register Note 1 Write instruction to DE register Note 1 Write instruction to DE register Note 1 Write instruction to HL register Note 1 SEL RBn Note 2	CALL rp

Notes1. Register write instructions also require wait insertions when overwriting the target register values during direct addressing, short direct addressing, register indirect addressing, based addressing, or based indexed addressing.

RENESAS

2. Not mounted on the RL78-S1 core.

<R>

<R>

APPENDIX A INSTRUCTION INDEX (MNEMONIC: BY FUNCTION)

Table A-1. List of Instructions Classified by Function (1/3)

Function	Mnemonic Description		Function	Clock Cycle in Detail		
			in Detail	((on Page)	
			(on Page)	RL78-S1	RL78-S2	RL78-S3
8-bit Data Transfer	MOV	Byte data transfer	130	40	57	74
Instructions	хсн	Byte data transfer	132	42	59	76
	ONEB	Byte data 01H set	133	43	60	77
	CLRB	Byte data clear	134	43	60	77
	MOVS	Byte data transfer and PSW change	135	43	60	77
16-bit Data Transfer	MOVW	Word data transfer	137	43	60	77
Instructions	XCHW	Word data exchange	139	45	62	79
	ONEW	Word data 0001H set	140	45	62	79
	CLRW	Word data clear	141	45	62	79
8-bit Operation	ADD	Byte data addition	143	45	62	79
Instructions	ADDC	Addition of byte data with carry	144	46	63	80
	SUB	Byte data subtraction	145	46	63	80
	SUBC	Subtraction of byte data with carry	146	47	64	81
	AND	Logical product of byte data	147	47	64	81
	OR	Logical sum of byte data	148	48	65	82
	XOR	Exclusive logical sum of byte data	149	48	65	82
	СМР	Byte data comparison	150	49	66	83
	CMP0	Byte data zero comparison	151	49	66	83
	CMPS	Byte data comparison	152	49	66	83
16-bit Operation	ADDW	Word data addition	154	50	67	84
Instructions	SUBW	Word data subtraction	155	50	67	84
	CMPW	Word data comparison	156	50	67	84
Multiply/Divide/Multiply &	MULU	Unsigned multiplication of data	158	50	67	85
Accumulate Instructions	MULHU	Unsigned multiplication of data	159	_	-	85
	MULH	Signed multiplication of data	160	-	_	85
	DIVHU	Unsigned division of data	161	_	-	85
	DIVWU	Unsigned division of data	162	_	_	85
	MACHU	Unsigned multiplication and accumulation of data	163	_	-	85
	MACH	Signed multiplication and accumulation of data	164	-	_	85
Increment/Decrement	INC	Byte data increment	166	51	68	86
Instructions	DEC	Byte data decrement	167	51	68	86
	INCW	Word data increment	168	51	68	86
	DECW	Word data decrement	169	51	68	86

Table A-1. List of Instructions Classified by Function (2/3)

Function	Mnemonic Description		Function	Clock Cycle in Detail		
			in Detail		(on Page)	
			(on Page)	RL78-S1	RL78-S2	RL78-S3
Shift Instructions	SHR	Logical shift to the right	171	51	68	86
	SHRW	Logical shift to the right	172	51	68	86
	SHL	Logical shift to the left	173	51	68	86
	SHLW	Logical shift to the left	174	51	68	86
	SAR	Arithmetic shift to the right	175	51	68	86
	SARW	Arithmetic shift to the right	176	51	68	86
Rotate Instructions	ROR	Byte data rotation to the right	178	52	69	87
	ROL	Byte data rotation to the left	179	52	69	87
	RORC	Byte data rotation to the right with carry	180	52	69	87
	ROLC	Byte data rotation to the left with carry	181	52	69	87
	ROLWC	Word data rotation to the left with carry	182	52	69	87
Bit Manipulation	MOV1	1 bit data transfer	184	52	69	87
Instructions	AND1	1 bit data logical product	185	52	69	87
	OR1	1 bit data logical sum	186	52	69	87
	XOR1	1 bit data exclusive logical sum	187	53	70	88
	SET1	1 bit data set	188	53	70	88
	CLR1	1 bit data clear	189	53	70	88
	NOT1	1 bit data logical negation	190	53	70	88
Call Return Instructions	CALL	Subroutine call	192	54	71	89
	CALLT	Subroutine call (refer to the call table)	193	54	71	89
	BRK	Software vectored interrupt	194	54	71	89
	RET	Return from subroutine	195	54	71	89
	RETI	Return from hardware vectored interrupt	196	54	71	89
	RETB	Return from software vectored interrupt	197	54	71	89
Stack Manipulation	PUSH	Push	199	55	72	90
Instructions	POP	Рор	200	55	72	90
	MOVW SP, src	Word data transfer with stack pointer	201	55	72	90
	MOVW rp, SP	Word data transfer with stack pointer	201	55	72	90
	ADDW SP, #byte	Addition of stack pointer	202	55	72	90
	SUBW SP, #byte	Subtraction of stack pointer	203	55	72	90
Unconditional Branch	BR	Unconditional branch	205	55	72	90
Conditional Branch	BC	Conditional branch with carry flag (CY = 1)	207	55	72	90
Instructions	BNC	Conditional branch with carry flag (CY = 0)	208	55	72	90
	BZ	Conditional branch with zero flag (Z = 1)	209	55	72	90
	BNZ	Conditional branch with zero flag (Z = 0)	210	55	72	90
	BH	Conditional branch by numeric value comparison	211	55	72	90
		$((Z \vee CY) = 0)$				

Table A-1. List of Instructions Classified by Function (3/3)

		The Liet of motification of december by Function	() ()			
Function	Mnemonic Description		Function	Clock Cycle in Detail		
			in Detail		(on Page)	
			(on Page)	RL78-S1	RL78-S2	RL78-S3
Conditional Branch	BNH	Conditional branch by numeric value comparison	212	55	72	90
Instructions		$((Z \vee CY) = 1)$				
	вт	Conditional branch by bit test (byte data bit = 1)	213	55	72	90
	BF	Conditional branch by bit test (byte data bit = 0)	214	56	73	91
	BTCLR	Conditional branch and clear by bit test (byte data bit =1)	215	56	73	91
Conditional Skip	SKC	Skip with carry flag (CY = 1)	217	56	73	91
Instructions	SKNC	Skip with carry flag (CY = 0)	218	56	73	91
	SKZ	Skip with zero flag (Z = 1)	219	56	73	91
	SKNZ	Skip with zero flag (Z = 0)	220	56	73	91
	SKH	Skip with numeric value comparison ((Z v CY) = 0)	221	56	73	91
	SKNH	Skip with numeric value comparison ((Z ∨ CY) = 1)	222	56	73	91
CPU Control Instructions	SEL RBn	Register bank selection	224	=	73	91
	NOP	No operation	225	56	73	91
	El	Interrupt enabled	226	56	73	91
	DI	Interrupt disabled	227	56	73	91
	HALT	HALT mode set	228	56	73	91
	STOP	Stop mode set	229	56	73	91

<R>

APPENDIX B INSTRUCTION INDEX (MNEMONIC: IN ALPHABETICAL ORDER)

Table B-1. List of Instructions Classified in Alphabetical Order (1/3)

ADDC Acc ADDW W ADDW SP, #byte Acc AND Lo AND1 11 BC Cc BF Cc BH Cc BNC Cc BNH Cc BNH Cc BNZ Cc BR BR Ur BRK Sc BT	byte data addition ddition of byte data with carry Vord data addition ddition of stack pointer ogical product of byte data bit data logical product conditional branch with carry flag (CY = 1) conditional branch by bit test (byte data bit = 0) conditional branch by numeric value comparison ((Z v CY) = 0) conditional branch with carry flag (CY = 0) conditional branch by numeric value comparison ((Z v CY) = 1) conditional branch by numeric value comparison ((Z v CY) = 1)	in Detail (on Page) 143 144 154 202 147 185 207 214 211	RL78-S1 45 46 50 55 47 52 55 56	(on Page) RL78-S2 62 63 67 72 64 69 72	RL78-S3 79 80 84 90 81
ADDC Acc ADDW W ADDW SP, #byte Acc AND Lo AND1 11 BC Cc BF Cc BH Cc BNC Cc BNH Cc BNH Cc BNZ Cc BR BR Ur BRK Sc BT	Addition of byte data with carry Word data addition Addition of stack pointer ogical product of byte data bit data logical product conditional branch with carry flag (CY = 1) conditional branch by bit test (byte data bit = 0) conditional branch by numeric value comparison ((Z v CY) = 0) conditional branch with carry flag (CY = 0) conditional branch by numeric value comparison ((Z v CY) = 1)	143 144 154 202 147 185 207 214	45 46 50 55 47 52 55	62 63 67 72 64 69	79 80 84 90 81
ADDC Acc ADDW W ADDW SP, #byte Acc AND Lo AND1 11 BC Cc BF Cc BH Cc BNC Cc BNH Cc BNH Cc BNZ Cc BR BR Ur BRK Sc BT	Addition of byte data with carry Word data addition Addition of stack pointer ogical product of byte data bit data logical product conditional branch with carry flag (CY = 1) conditional branch by bit test (byte data bit = 0) conditional branch by numeric value comparison ((Z v CY) = 0) conditional branch with carry flag (CY = 0) conditional branch by numeric value comparison ((Z v CY) = 1)	144 154 202 147 185 207 214 211	46 50 55 47 52 55	63 67 72 64 69	80 84 90 81
ADDW WADDW SP, #byte Acc AND Lo AND1 11 BC Cc BF Cc BH Cc BNC Cc BNH Cc BNZ Cc BR Ur BRK Sc BT Cc	Word data addition ddition of stack pointer ogical product of byte data bit data logical product conditional branch with carry flag (CY = 1) conditional branch by bit test (byte data bit = 0) conditional branch by numeric value comparison ((Z ∨ CY) = 0) conditional branch with carry flag (CY = 0) conditional branch by numeric value comparison ((Z ∨ CY) = 1)	154 202 147 185 207 214 211	50 55 47 52 55	67 72 64 69	84 90 81
ADDW SP, #byte Acc AND Lo AND1 11 BC Cc BF Cc BH Cc BNC Cc BNH Cc BNZ Cc BR Ur BRK Sc BT Cc	ddition of stack pointer ogical product of byte data bit data logical product conditional branch with carry flag (CY = 1) conditional branch by bit test (byte data bit = 0) conditional branch by numeric value comparison ((Z v CY) = 0) conditional branch with carry flag (CY = 0) conditional branch by numeric value comparison ((Z v CY) = 1)	202 147 185 207 214 211	55 47 52 55	72 64 69	90 81
AND Lo AND1 11 BC Co BF Co BH Co BNC Co BNH Co BNZ Co BR Ur BRK So BT Co	ogical product of byte data bit data logical product conditional branch with carry flag (CY = 1) conditional branch by bit test (byte data bit = 0) conditional branch by numeric value comparison ((Z v CY) = 0) conditional branch with carry flag (CY = 0) conditional branch by numeric value comparison ((Z v CY) = 1)	147 185 207 214 211	47 52 55	64 69	81
AND1 11 BC CC BF CC BH CC BNC CC BNH CC BNH CC BNZ CC BR Ur BRK Sc BT CC	bit data logical product conditional branch with carry flag (CY = 1) conditional branch by bit test (byte data bit = 0) conditional branch by numeric value comparison ((Z v CY) = 0) conditional branch with carry flag (CY = 0) conditional branch by numeric value comparison ((Z v CY) = 1)	185 207 214 211	52 55	69	
BC CC BF CC BH CC BNC CC BNH CC BNZ CC BR Ur BRK Sc BT CC	conditional branch with carry flag (CY = 1) conditional branch by bit test (byte data bit = 0) conditional branch by numeric value comparison $((Z \lor CY) = 0)$ conditional branch with carry flag (CY = 0) conditional branch by numeric value comparison $((Z \lor CY) = 1)$	207 214 211	55		87
BF CC BH CC BNC CC BNH CC BNZ CC BR Ur BRK Sc BT Cc	conditional branch by bit test (byte data bit = 0) conditional branch by numeric value comparison $((Z \lor CY) = 0)$ conditional branch with carry flag $(CY = 0)$ conditional branch by numeric value comparison $((Z \lor CY) = 1)$	214 211		70	
BH Co BNC Co BNH Co BNZ Co BR Ur BRK So BT Co	conditional branch by numeric value comparison $((Z \lor CY) = 0)$ conditional branch with carry flag $(CY = 0)$ conditional branch by numeric value comparison $((Z \lor CY) = 1)$	211	56	12	90
BNC Co BNH Co BNZ Co BR Ur BRK Sc BT Co	conditional branch with carry flag (CY = 0) conditional branch by numeric value comparison (($Z \lor CY$) = 1)			73	91
BNH Co BNZ Co BR Ur BRK So BT Co	conditional branch by numeric value comparison $((Z \lor CY) = 1)$		55	72	90
BNZ Co BR Ur BRK So BT Co		208	55	72	90
BR Ur BRK Sc BT Cc	Conditional branch with zero flag ($Z = 0$)	212	55	72	90
BRK Sc BT Cc	- / · · · /	210	55	72	90
BT Co	Inconditional branch	205	55	72	90
 	oftware vectored interrupt	194	54	71	89
DTOLD O	Conditional branch by bit test (byte data bit = 1)	213	55	72	90
BTCLR Co	Conditional branch and clear by bit test (byte data bit =1)	215	56	73	91
BZ Co	conditional branch with zero flag (Z = 1)	209	55	72	90
CALL Su	ubroutine call	192	54	71	89
CALLT Su	subroutine call (refer to the call table)	193	54	71	89
CLRB By	yte data clear	134	43	60	77
CLRW W	Vord data clear	141	45	62	79
CLR1 1 I	bit data clear	189	53	70	88
СМР Ву	yte data comparison	150	49	66	83
CMPS By	yte data comparison	152	49	66	83
CMPW W	Vord data comparison	156	50	67	84
СМР0 Ву	yte data zero comparison	151	49	66	83
DEC By	yte data decrement	167	51	68	86
DECW W	Vord data decrement	169	51	68	86
DI Int	nterrupt disabled	227	56	73	91
DIVHU Ur	Insigned division of data	161	_	_	85
DIVWU Ur	Insigned division of data	162	_	_	85
EI Int	nterrupt enabled	226	56	73	91
HALT HA	ALT mode set	228	56	73	91
INC By	yte data increment	166	51	68	86
INCW W	Vord data increment	168	51	68	86
MACH Si		164	 		1
MACHU Ur	igned multiplication and accumulation of data	104	_	_	85

Table B-1. List of Instructions Classified in Alphabetical Order (2/3)

	Table B-1. List of Instructions Classified in Alphabetical Order (2/3)							
Mnemonic	Description	Function	Detail					
		in Detail		(on Page)	ı			
		(on Page)	RL78-S1	RL78-S2	RL78-S3			
MOV	Byte data transfer	130	40	57	74			
MOVS	Byte data transfer and PSW change	135	43	60	77			
MOVW	Word data transfer	137	43	60	77			
MOVW rp, SP	Word data transfer with stack pointer	201	55	72	90			
MOVW SP, src	Word data transfer with stack pointer	201	55	72	90			
MOV1	1 bit data transfer	184	52	69	87			
MULH	Signed multiplication of data	160	_	_	85			
MULHU	Unsigned multiplication of data	159	_	_	85			
MULU	Unsigned multiplication of data	158	50	67	85			
NOP	No operation	225	56	73	91			
NOT1	1 bit data logical negation	190	53	70	88			
ONEB	Byte data 01H set	133	43	60	77			
ONEW	Word data 0001H set	140	45	62	79			
OR	Logical sum of byte data	148	48	65	82			
OR1	1 bit data logical sum	186	52	69	87			
POP	Pop	200	55	72	90			
PUSH	Push	199	55	72	90			
RET	Return from subroutine	195	54	71	89			
RETB	Return from software vectored interrupt	197	54	71	89			
RETI	Return from hardware vectored interrupt	196	54	71	89			
ROL	Byte data rotation to the left	179	52	69	87			
ROLC	Byte data rotation to the left with carry	181	52	69	87			
ROLWC	Word data rotation to the left with carry	182	52	69	87			
ROR	Byte data rotation to the right	178	52	69	87			
RORC	Byte data rotation to the right with carry	180	52	69	87			
SAR	Arithmetic shift to the right	175	51	68	86			
SARW	Arithmetic shift to the right	176	51	68	86			
SEL RBn	Register bank selection	224	_	73	91			
SET1	1 bit data set	188	53	70	88			
SHL	Logical shift to the left	173	51	68	86			
SHLW	Logical shift to the left	174	51	68	86			
SHR	Logical shift to the right	171	51	68	86			
SHRW	Logical shift to the right	172	51	68	86			
SKC	Skip with carry flag (CY = 1)	217	56	73	91			
SKH	Skip with numeric value comparison $((Z \vee CY) = 0)$	221	56	73	91			
SKNC	Skip with carry flag (CY = 0)	218	56	73	91			
SKNH	Skip with numeric value comparison ((Z v CY) = 1)	222	56	73	91			
SKNZ	Skip with zero flag (Z = 0)	220	56	73	91			
SKZ	Skip with zero flag (Z = 1)	219	56	73	91			

Table B-1. List of Instructions Classified in Alphabetical Order (3/3)

Table 5 11 Elector metractions cracement in Alphabetral Graci (cre)						
Mnemonic	Description	Function	Clock Cycle in Detail			
		in Detail	(on Page)			
		(on Page)	RL78-S1	RL78-S2	RL78-S3	
STOP	Stop mode set	229	56	73	91	
SUB	Byte data subtraction	145	46	63	80	
SUBC	Subtraction of byte data with carry	146	47	64	81	
SUBW	Word data subtraction	155	50	67	84	
SUBW SP, #byte	Subtraction of stack pointer	203	55	72	90	
хсн	Byte data transfer	132	42	59	76	
XCHW	Word data exchange	139	45	62	79	
XOR	Exclusive logical sum of byte data	149	48	65	82	
XOR1	1 bit data exclusive logical sum	187	53	70	88	

APPENDIX C REVISION HISTORY

C.1 Major Revisions in This Edition

(1/2)

		(1/2)
Page	Description	Classification
CHAPTER 1	OVERVIEW	
Through out	Description changed.	(a), (c)
CHAPTER 2	MEMORY SPACE	•
Through out	Description changed.	(a), (c)
CHAPTER 3	REGISTERS	•
p.10	3.1.1 Program counter (PC): Description changed.	(c)
p.10	3.1.2 Program status word (PSW): Description changed.	(c)
p.11	3.1.2 (3) Register bank select flags (RBS0 and RBS1): Caution added.	(c)
p.11	3.1.3 Stack pointer (SP): Description changed.	(c)
p.13, 14	3.2 General-Purpose Registers: Description changed.	(c)
p.15	Table 3-2. List of General-Purpose Registers: Note added.	(c)
p.16	3.3 ES and CS Registers: Description changed.	(c)
p.17, 18	3.4.1 Processor mode control register (PMC): Description changed.	(c)
CHAPTER 4	ADDRESSING	
p.19	4.1.1 Relative addressing: Caution deleted.	(c)
p.23	4.2.3 Direct addressing: Error corrected.	(a)
p.32 to 35	4.2.9 Stack addressing: Description changed.	(c)
CHAPTER 5	INSTRUCTION SET	
p.36	Description of instruction set changed.	(c)
p.37	Table 5-1. Operand Identifiers and Description Methods: Note added.	(c)
p.38	Table 5-2. Symbols in "Operation" Column: Note added.	(c)
p.40 to 56	5.5.1 Operation List of RL78-S1 Core: Description added.	(c)
p.57 to 73	5.5.2 Operation List of RL78-S2 Core: Description added.	(c)
p.74 to 91	5.5.3 Operation List of RL78-S3 Core: Description added.	(c)
p.103	Table 5-8. List of Instruction Formats (12/30): Note added.	(c)
p.121	Table 5-8. List of Instruction Formats (30/30): Note added.	(c)
p.124	Table 5-10. Instruction Map (2nd MAP): Note added.	(c)
CHAPTER 6	EXPLANATION OF INSTRUCTIONS	
p.151	CMP0 (Byte Data Zero Comparison): Error in flag corrected.	(a)
p.157	6.5 Multiply/Divide/Multiply & Accumulate Instructions: Caution added.	(c)
p.223	6.15 CPU Control Instructions: Caution added.	(c)
CHAPTER 7	PIPELINE	
p.231	7.2 Number of Operation Clocks: Description changed.	(c)
p.232	7.2.3 Hazards related to combined instructions: Description changed and Note added.	(c)

Remark: "Classification" in the above table classifies revisions as follows.

⁽a): Error correction, (b): Addition/change of specifications, (c): Addition/change of description or note,

⁽d): Addition/change of package, part number, or management division, (e): Addition/change of related documents

(2/2)

Page	Description	Classification		
APPENDIX A	INSTRUCTION INDEX (MNEMONIC: BY FUNCTION)			
Through out	INSTRUCTION INDEX (MNEMONIC: BY FUNCTION): Format changed to a table.	(c)		
APPENDIX B INSTRUCTION INDEX (MNEMONIC: IN ALPHABETICAL ORDER)				
Through out	INSTRUCTION INDEX (MNEMONIC: IN ALPHABETICAL ORDER): Format changed to a table.	(c)		

Remark: "Classification" in the above table classifies revisions as follows.

- (a): Error correction, (b): Addition/change of specifications, (c): Addition/change of description or note,
- (d): Addition/change of package, part number, or management division, (e): Addition/change of related documents

RL78 family User's Manual: Software

Publication Date: Rev.1.00 Jan 31, 2011

Rev.2.00 Apr 11, 2013

Published by: Renesas Electronics Corporation



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information.

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-651-700, Fax: +44-1628-651-804

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-2886-9318, Fax: +852 2886-9022/9044

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.
80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre Singapore 339949
Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd.
11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141

RL78 family

