


8		7		6		5		4		3		2		1		
D	PAGE	CONTENTS													D	
	[1]	COVER PAGE														
	[2]	SOC: PCIEX,CLOCKS														
	[3]	SOC: VIDEO														
	[4]	SOC: POWER: MEMIO,CPUCORE,NBCORE,MISC														
	[5]	SOC: POWER: V_GFXCORE														
	[6]	SOC: POWER: VSS														
	[7]	SOC: POWER: VSS														
	[8]	SOC: MEMORY PARTITION F1 & F0														
	[9]	SOC: MEMORY PARTITION E1 & E0														
C	[10]	SOC: MEMORY PARTITION D1 & D0													C	
	[11]	SOC: MEMORY PARTITION C1 & C0														
	[12]	SOC: MEMORY PARTITION B1 & B0														
	[13]	SOC: MEMORY PARTITION A1 & A0														
	[14]	SOC: DEBUG, SB SIGNALS, V_BAT														
	[15]	SOC: DECOUPLING														
	[16]	SOC: DECOUPLING														
	[17]	SOC: DECOUPLING														
	[18]	MEMORY: CHANNEL A0														
	[19]	MEMORY: CHANNEL A1														
B	[20]	MEMORY: CHANNEL B0													B	
	[21]	MEMORY: CHANNEL B1														
	[22]	MEMORY: CHANNEL A/B DECOUPLING														
	[23]	MEMORY: CHANNEL C0														
	[24]	MEMORY: CHANNEL C1														
	[25]	MEMORY: CHANNEL D0														
	[26]	MEMORY: CHANNEL D1														
	[27]	MEMORY: CHANNEL C/D DECOUPLING														
	[28]	MEMORY: CHANNEL E0														
	[29]	MEMORY: CHANNEL E1														
A	[30]	MEMORY: CHANNEL F0													A	
	[31]	MEMORY: CHANNEL F1														
	[32]	MEMORY: CHANNEL E/F DECOUPLING														
	[33]	MEMORY: ADDITIONAL DECOUPLING														
	[34]	KIC: USB														
	[35]	KIC: PCIEX, SATA, VIDEO														
	[36]	KIC: SMC														
	[37]	KIC: FACET														
	[38]	KIC: POWER														
	[39]	KIC: CLOCKS, STRAPPING, POR														
[40]	KIC: POWER															
[41]	KIC: DECOUPLING															
[42]	ETHERNET CONTROLLER															
[43]	EMMC MEMORY															
[44]	CONN: RJ45,TOSLINK															
[45]	CONN: USB (FRONT & REAR)															
[46]	CONN: WIFI															
[47]	CONN: HDMI IN															
[48]	CONN: HDMI OUT															
[49]	HDMI LOAD SWITCHES															
[50]	CONN: ODD & HDD															
[51]	CONN: FRONT PANEL, FAN, AUDIO															
[52]	CONN: POWER															
[53]	VREGS: INPUT FILTERS															
[54]	VREGS: CPUCORE & GFXCORE															
[55]	VREGS: GFXCORE OUTPUT PHASE 1 & 2															
[56]	VREGS: GFXCORE OUTPUT PHASE 3 & 4															
[57]	VREGS: CPUCORE OUTPUT PHASE															
[58]	VREGS: MEMIO & MEMPHY															
[59]	VREGS: MEMPHY OUTPUT															
[60]	VREGS: MEMIO OUTPUT															
[61]	VREGS: NBCORE															
[62]	VREGS: V5P0															
[63]	VREGS: V3P3, VSOC1P8															
[64]	VREGS: VSOCPHY/VFUSE															
[65]	VREGS: V_SB1P8, V_SB1P1															
[66]	VREGS: V3P3 STANDBY															
[67]	VREGS: V1P1 STANDBY, V1P8 STANDBY															
[68]	STANDBY GATES															
[69]	IR BLASTER															
[70]	I2C															
[71]	MARGIN: SOCPHY,SOC1P8,MEMIO,NBCORE															
[72]	MONITOR: VSOC1P8, VSOCPHY, V12P0															
[73]	CONN: FACET BOARD															
[74]	CONN: SWITCHES															
[75]	CONN: HDT															
[76]	CONN: M.2															
[77]	CLOCK BUFFER															
[78]	PREMIUM SPEAKER (SE/LE)															
[79]	DEBUG: VR HEADERS, TEST POINTS, CONNECTORS															
[80]	LABELS AND MOUNTING															
[81]	FRONT PANEL USB - NESTED PCB															
[82]	BOM DEFINITIONS															
RULES: (APPLIED WHEN POSSIBLE)																
1. MSB TO LSB IS TOP TO BOTTOM																
2. WHEN POSSIBLE: INPUTS ON LEFT, OUTPUTS ON RIGHT																
3. ORDER OF PAGES=CHIP INTERFACES, TERMINATION, POWER, DECOUPLING																
4. AVOID USING OFF PAGE CONNECTORS FOR ON PAGE CONNECTIONS																
5. LANED SIGNALS ARE GROUPED ON SYMBOLS																
6. TRANSMITTER NAME USED AS PREFIX WITH RX AND TX CONNECTIONS																
7. SUFFIX V IS USED FOR VOLTAGE RAIL SIGNAL NAMES																
8. SUFFIX DP AND DN ARE USED FOR DIFFERENTIAL PAIRS																
9. UNNAMED NETS ARE NAMED WITH /2 TEXT SIZE																
10.SUFFIX N FOR ACTIVE LOW OR N JUNCTION																
12.SUFFIX P FOR P JUNCTION																
13.SUFFIX EN FOR ENABLE																
14.'CLK' FOR CLOCKS, 'RST' FOR RESETS																
15.PWRGD FOR POWER GOOD																
16.REV AND FAB ARE SET USING CUSTOM VARIABLES																
TOOLS>OPTIONS>VARIABLES																
MICROSOFT PROJECT NAME PAGE CSA FAB VER																
CONFIDENTIAL Cactus 1/82 1/82 G-R 0.991																
8		7		6		5		4		3		2		1		

SOC:PCIEX,CLOCKS

- NOTES:
- 1.TO SUPPORT PCIE SPARE LANE INTERFACE (J28), POPULATE C215 AND C217
  - 2.SEE PAGES 77 AND 79 FOR ADDITIONAL PCIE SPARE LANE INFORMATION




MS_PART#	MATL	REF_DES	DESCR.	BOM_PROPERTY
X950118-001	IC	U1	PROCSR-CPU-GPU, SM, 1.0GHZ, BGA2049, ANUBIS	SOC_INCLUDE
X950118-001	EMPTY	U1	PROCSR-CPU-GPU, SM, 1.0GHZ, BGA2049, ANUBIS	SOC_EMPTY


[illegible]


DVI PCB ROUTING ORDERING	DP PCB ROUTING ORDERING	PIN NAME
TMDS CLOCK -	DP LANE 3 -	DP0_TX3_N
TMDS CLOCK +	DP LANE 3 +	DP0_TX3_P
TMDS DATA0 -	DP LANE 2 -	DP0_TX2_N
TMDS DATA0 +	DP LANE 2 +	DP0_TX2_P
TMDS DATA1 -	DP LANE 1 -	DP0_TX1_N
TMDS DATA1 +	DP LANE 1 +	DP0_TX1_P
TMDS DATA2 -	DP LANE 0 -	DP0_TX0_N
TMDS DATA2 +	DP LANE 0 +	DP0_TX0_P


SOC: POWER: MEMIO, MEMPHY, CPUCORE, NBCORE, MISC




SOC: POWER: GFXCORE









U1

ANUBIS  
6 OF 30  
MEM CHANNEL F0

IC

30

BI

F0\_DQ31

AP1

F0\_DQ31

30

BI

F0\_DQ30

AP3

F0\_DQ30

30

BI

F0\_DQ29

AP2

F0\_DQ29

30

BI

F0\_DQ28

AN4

F0\_DQ28

30

BI

F0\_DQ27

AM1

F0\_DQ27

30

BI

F0\_DQ26

AL1

F0\_DQ26

30

BI

F0\_DQ25

AM3

F0\_DQ25

30

BI

F0\_DQ24

AK3

F0\_DQ24

30

BI

F0\_DQ23

AF3

F0\_DQ23

30

BI

F0\_DQ22

AE1

F0\_DQ22

30

BI

F0\_DQ21

AF1

F0\_DQ21

30

BI

F0\_DQ20

AF2

F0\_DQ20

30

BI

F0\_DQ19

AH1

F0\_DQ19

30

BI

F0\_DQ18

AJ1

F0\_DQ18

30

BI

F0\_DQ17

AH2

F0\_DQ17

30

BI

F0\_DQ16

AH3

F0\_DQ16

30

BI

F0\_DQ15

AG13

F0\_DQ15

30

BI

F0\_DQ14

AK13

F0\_DQ14

30

BI

F0\_DQ13

AJ12

F0\_DQ13

30

BI

F0\_DQ12

AL12

F0\_DQ12

30

BI

F0\_DQ11

AF13

F0\_DQ11

30

BI

F0\_DQ10

AL13

F0\_DQ10

30

BI

F0\_DQ9

AF12

F0\_DQ9

30

BI

F0\_DQ8

AN13

F0\_DQ8

30

BI

F0\_DQ7

AT11

F0\_DQ7

30

BI

F0\_DQ6

AP13

F0\_DQ6

30

BI

F0\_DQ5

AT13

F0\_DQ5

30

BI

F0\_DQ4

AP12

F0\_DQ4

30

BI

F0\_DQ3

AW13

F0\_DQ3

30

BI

F0\_DQ2

AW11

F0\_DQ2

30

BI

F0\_DQ1

AY12

F0\_DQ1

30

BI

F0\_DQ0

AY13

F0\_DQ0

F0\_ADBI

AP4

F0\_ADBI\_N

OUT

30

F0\_MA\_A12

AL6

F0\_MA\_A12

OUT

30

F0\_MA\_A7

AL7

F0\_MA\_A7

OUT

30

F0\_MA\_A6

AN5

F0\_MA\_A6

OUT

30

F0\_MA\_A5

AJ7

F0\_MA\_A5

OUT

30

F0\_MA\_A4

AJ6

F0\_MA\_A4

OUT

30

F0\_MA\_A3

AK5

F0\_MA\_A3

OUT

30

F0\_MA\_A2

AK4

F0\_MA\_A2

OUT

30

F0\_MA\_A1

AK7

F0\_MA\_A1

OUT

30

F0\_MA\_A0

AL4

F0\_MA\_A0

OUT

30

F0\_WCK0\_P

AN10

F0\_WCK0\_P

OUT

30

F0\_WCK0\_N

AN11

F0\_WCK0\_N

OUT

30

F0\_WCK1\_P

AK1

F0\_WCK1\_P

OUT

30

F0\_WCK1\_N

AK2

F0\_WCK1\_N

OUT

30

F0\_EDC\_0

AU12

F0\_EDC\_0

OUT

30

F0\_EDC\_1

AK11

F0\_EDC\_1

OUT

30

F0\_EDC\_2

AG4

F0\_EDC\_2

OUT

30

F0\_EDC\_3

AM2

F0\_EDC\_3

OUT

30

F0\_DDBI\_0

AU13

F0\_DDBI\_0

OUT

30

F0\_DDBI\_1

AJ13

F0\_DDBI\_1

OUT

30

F0\_DDBI\_2

AG1

F0\_DDBI\_2

OUT

30

F0\_DDBI\_3

AN1

F0\_DDBI\_3

OUT

30

F0\_CKE0

AP6

F0\_CKE0

OUT

30

F0\_CAS\_N

AN7

F0\_CAS\_N

OUT

30

F0\_RAS\_N

AT5

F0\_RAS\_N

OUT

30

F0\_CS0\_N

AG5

F0\_CS0\_N

OUT

30

F0\_WE\_N

AJ4

F0\_WE\_N

OUT

30

F0\_CLK0\_P

AG8

F0\_CLK0\_P

OUT

30

F0\_CLK0\_N

AG7

F0\_CLK0\_N

OUT

30

X950118-001

BGA2409

87654321

MICROSOFT  
CONFIDENTIAL

PROJECT NAME  
Cactus

PAGE  
8/82


CSA  
PAGE  
8/82

FAB  
G-R

VER  
0.991

87654321





87654321

MICROSOFT  
CONFIDENTIAL


PROJECT NAME  
Cactus

PAGE  
9/82

CSA  
PAGE  
9/82

FAB  
G-R

VER  
0.991



87654321

D

C

B

A

87654321

MEMORY: PARTITION C1/C0

U1 IC

ANUBIS  
11 OF 30  
MEM CHANNEL C1

U1 IC

ANUBIS  
12 OF 30  
MEM CHANNEL C0

C1\_DQ31 C40 C1\_DQ31

C1\_DQ30 A41 C1\_DQ30

C1\_DQ29 B40 C1\_DQ29

C1\_DQ28 A40 C1\_DQ28

C1\_DQ27 B38 C1\_DQ27

C1\_DQ26 A37 C1\_DQ26

C1\_DQ25 C38 C1\_DQ25

C1\_DQ24 A38 C1\_DQ24

C1\_DQ23 A32 C1\_DQ23

C1\_DQ22 C32 C1\_DQ22

C1\_DQ21 B32 C1\_DQ21

C1\_DQ20 D33 C1\_DQ20

C1\_DQ19 A34 C1\_DQ19

C1\_DQ18 A35 C1\_DQ18

C1\_DQ17 C34 C1\_DQ17

C1\_DQ16 C36 C1\_DQ16

C1\_DQ15 L36 C1\_DQ15

C1\_DQ14 N37 C1\_DQ14

C1\_DQ13 N36 C1\_DQ13

C1\_DQ12 M37 C1\_DQ12

C1\_DQ11 N33 C1\_DQ11

C1\_DQ10 L33 C1\_DQ10

C1\_DQ9 L31 C1\_DQ9

C1\_DQ8 N31 C1\_DQ8

C1\_DQ7 M44 C1\_DQ7

C1\_DQ6 N42 C1\_DQ6

C1\_DQ5 J44 C1\_DQ5

C1\_DQ4 M40 C1\_DQ4

C1\_DQ3 L45 C1\_DQ3

C1\_DQ2 N40 C1\_DQ2

C1\_DQ1 N45 C1\_DQ1

C1\_DQ0 N39 C1\_DQ0

C1\_ADBI E39 C1\_ADBI\_N OUT 24

C\_DRAM\_RESET A31 C\_DRAM\_RESET OUT 23

C\_MEM\_CAL D30 C\_MEM\_CAL

C1\_MA\_A12 E36 C1\_MA\_A12 OUT 24

C1\_MA\_A7 G36 C1\_MA\_A7 OUT 24

C1\_MA\_A6 D37 C1\_MA\_A6 OUT 24

C1\_MA\_A5 H33 C1\_MA\_A5 OUT 24

C1\_MA\_A4 G33 C1\_MA\_A4 OUT 24

C1\_MA\_A3 F34 C1\_MA\_A3 OUT 24

C1\_MA\_A2 D34 C1\_MA\_A2 OUT 24

C1\_MA\_A1 G34 C1\_MA\_A1 OUT 24

C1\_MA\_A0 D36 C1\_MA\_A0 OUT 24

C1\_WCK0\_P K39 C1\_WCK0\_P

C1\_WCK0\_N L39 C1\_WCK0\_N

C1\_WCK1\_P B36 C1\_WCK1\_P

C1\_WCK1\_N A36 C1\_WCK1\_N

C1\_EDC\_0 K42 C1\_EDC\_0

C1\_EDC\_1 M34 C1\_EDC\_1

C1\_EDC\_2 B34 C1\_EDC\_2

C1\_EDC\_3 D39 C1\_EDC\_3

C1\_DDBI\_0 L42 C1\_DDBI\_0

C1\_DDBI\_1 N34 C1\_DDBI\_1

C1\_DDBI\_2 A33 C1\_DDBI\_2

C1\_DDBI\_3 A39 C1\_DDBI\_3

C1\_CKE0 F40 C1\_CKE0 OUT 24

C1\_CAS\_N F37 C1\_CAS\_N OUT 24

C1\_RAS\_N E42 C1\_RAS\_N OUT 24

C1\_CS0\_N E30 C1\_CS0\_N OUT 24

C1\_WE\_N E33 C1\_WE\_N OUT 24

C1\_CLK0\_P H31 C1\_CLK0\_P OUT 24

C1\_CLK0\_N G31 C1\_CLK0\_N OUT 24

C\_MEM\_VREFDQ D31 C\_MEM\_VREFDQ

X950118-001 BGA2409

C0\_DQ31 A42 C0\_DQ31

C0\_DQ30 C42 C0\_DQ30

C0\_DQ29 B42 C0\_DQ29

C0\_DQ28 D42 C0\_DQ28

C0\_DQ27 A44 C0\_DQ27

C0\_DQ26 A45 C0\_DQ26

C0\_DQ25 C44 C0\_DQ25

C0\_DQ24 C46 C0\_DQ24

C0\_DQ23 A51 C0\_DQ23

C0\_DQ22 C50 C0\_DQ22

C0\_DQ21 B50 C0\_DQ21

C0\_DQ20 A50 C0\_DQ20

C0\_DQ19 B48 C0\_DQ19

C0\_DQ18 A47 C0\_DQ18

C0\_DQ17 C48 C0\_DQ17

C0\_DQ16 A48 C0\_DQ16

C0\_DQ15 H45 C0\_DQ15

C0\_DQ14 G44 C0\_DQ14

C0\_DQ13 F45 C0\_DQ13

C0\_DQ12 G42 C0\_DQ12

C0\_DQ11 D47 C0\_DQ11

C0\_DQ10 H42 C0\_DQ10

C0\_DQ9 F47 C0\_DQ9

C0\_DQ8 G40 C0\_DQ8

C0\_DQ7 J37 C0\_DQ7

C0\_DQ6 H39 C0\_DQ6

C0\_DQ5 K37 C0\_DQ5

C0\_DQ4 G39 C0\_DQ4

C0\_DQ3 K34 C0\_DQ3

C0\_DQ2 J34 C0\_DQ2

C0\_DQ1 K33 C0\_DQ1

C0\_DQ0 K31 C0\_DQ0

C0\_ADBI D50 C0\_ADBI\_N OUT 23

C0\_MA\_A12 B52 C0\_MA\_A12 OUT 23

C0\_MA\_A7 G51 C0\_MA\_A7 OUT 23

C0\_MA\_A6 E51 C0\_MA\_A6 OUT 23

C0\_MA\_A5 A55 C0\_MA\_A5 OUT 23

C0\_MA\_A4 A54 C0\_MA\_A4 OUT 23

C0\_MA\_A3 A53 C0\_MA\_A3 OUT 23

C0\_MA\_A2 C54 C0\_MA\_A2 OUT 23

C0\_MA\_A1 C52 C0\_MA\_A1 OUT 23

C0\_MA\_A0 A52 C0\_MA\_A0 OUT 23

C0\_WCK0\_P J40 C0\_WCK0\_P

C0\_WCK0\_N K40 C0\_WCK0\_N

C0\_WCK1\_P A46 C0\_WCK1\_P

C0\_WCK1\_N B46 C0\_WCK1\_N

C0\_EDC\_0 K36 C0\_EDC\_0

C0\_EDC\_1 F44 C0\_EDC\_1

C0\_EDC\_2 A49 C0\_EDC\_2

C0\_EDC\_3 A43 C0\_EDC\_3

C0\_DDBI\_0 H36 C0\_DDBI\_0

C0\_DDBI\_1 J45 C0\_DDBI\_1

C0\_DDBI\_2 D48 C0\_DDBI\_2

C0\_DDBI\_3 B44 C0\_DDBI\_3

C0\_CKE0 G50 C0\_CKE0 OUT 23

C0\_CAS\_N F50 C0\_CAS\_N OUT 23

C0\_RAS\_N G48 C0\_RAS\_N OUT 23

C0\_CS0\_N D54 C0\_CS0\_N OUT 23

C0\_WE\_N B54 C0\_WE\_N OUT 23

C0\_CLK0\_P E53 C0\_CLK0\_P OUT 23

C0\_CLK0\_N D53 C0\_CLK0\_N OUT 23

X950118-001 BGA2409

MICROSOFT  
CONFIDENTIAL

PROJECT NAME  
Cactus

PAGE  
11/82


CSA  
PAGE  
11/82

FAB  
G-R

VER  
0.991

87654321

[illegible]



18

OUT

A0\_WCK0\_P

AN50

A0\_WCK0\_P

18

OUT

A0\_WCK0\_N

AN49

A0\_WCK0\_N

18

OUT

A0\_WCK1\_P

AK59

A0\_WCK1\_P

18

OUT

A0\_WCK1\_N

AK58

A0\_WCK1\_N

18

BT

A0\_EDC\_0

AU48

A0\_EDC\_0

18

BT

A0\_EDC\_1

AK49

A0\_EDC\_1

18

BT

A0\_EDC\_2

AG56

A0\_EDC\_2

18

BT

A0\_EDC\_3

AM58

A0\_EDC\_3

18

BT

A0\_DDBI\_0

AU47

A0\_DDBI\_0

18

BT

A0\_DDBI\_1

AJ47

A0\_DDBI\_1

18

BT

A0\_DDBI\_2

AG59

A0\_DDBI\_2

18

BT

A0\_DDBI\_3

AN59

A0\_DDBI\_3

18

OUT

A0\_WCK0\_P

AN50

A0\_WCK0\_P

18

OUT

A0\_WCK0\_N

AN49

A0\_WCK0\_N

18

OUT

A0\_WCK1\_P

AK59

A0\_WCK1\_P

18

OUT

A0\_WCK1\_N

AK58

A0\_WCK1\_N

18

BT

A0\_EDC\_0

AU48

A0\_EDC\_0

18

BT

A0\_EDC\_1

AK49

A0\_EDC\_1

18

BT

A0\_EDC\_2

AG56

A0\_EDC\_2

18

BT

A0\_EDC\_3

AM58

A0\_EDC\_3

18

BT

A0\_DDBI\_0

AU47

A0\_DDBI\_0

18

BT

A0\_DDBI\_1

AJ47

A0\_DDBI\_1

18

BT

A0\_DDBI\_2

AG59

A0\_DDBI\_2

18

BT

A0\_DDBI\_3

AN59

A0\_DDBI\_3

18

OUT

A0\_WCK0\_P

AN50

A0\_WCK0\_P

18

OUT

A0\_WCK0\_N

AN49

A0\_WCK0\_N

18

OUT

A0\_WCK1\_P

AK59

A0\_WCK1\_P

18

OUT

A0\_WCK1\_N

AK58

A0\_WCK1\_N

18

BT

A0\_EDC\_0

AU48

A0\_EDC\_0

18

BT

A0\_EDC\_1

AK49

A0\_EDC\_1

18

BT

A0\_EDC\_2

AG56

A0\_EDC\_2

18

BT

A0\_EDC\_3

AM58

A0\_EDC\_3

18

BT

A0\_DDBI\_0

AU47

A0\_DDBI\_0

18

BT

A0\_DDBI\_1

AJ47

A0\_DDBI\_1

18

BT

A0\_DDBI\_2

AG59

A0\_DDBI\_2

18

BT

A0\_DDBI\_3

AN59

A0\_DDBI\_3

18

OUT

A0\_WCK0\_P

AN50

A0\_WCK0\_P

18

OUT

A0\_WCK0\_N

AN49

A0\_WCK0\_N

18

OUT

A0\_WCK1\_P

AK59

A0\_WCK1\_P

18

OUT

A0\_WCK1\_N

AK58

A0\_WCK1\_N

18

BT

A0\_EDC\_0

AU48

A0\_EDC\_0

18

BT

A0\_EDC\_1

AK49

A0\_EDC\_1

18

BT

A0\_EDC\_2

AG56

A0\_EDC\_2

18

BT

A0\_EDC\_3

AM58

A0\_EDC\_3

18

BT

A0\_DDBI\_0

AU47

A0\_DDBI\_0

18

BT

A0\_DDBI\_1

AJ47

A0\_DDBI\_1

18

BT

A0\_DDBI\_2

AG59

A0\_DDBI\_2

18

BT

A0\_DDBI\_3

AN59

A0\_DDBI\_3

18

OUT

A0\_WCK0\_P

AN50

A0\_WCK0\_P

18

OUT

A0\_WCK0\_N

AN49

A0\_WCK0\_N

18

OUT

A0\_WCK1\_P

AK59

A0\_WCK1\_P

18

OUT

A0\_WCK1\_N

AK58

A0\_WCK1\_N

18

BT

A0\_EDC\_0

AU48

A0\_EDC\_0

18

BT

A0\_EDC\_1

AK49

A0\_EDC\_1

18

BT

A0\_EDC\_2

AG56

A0\_EDC\_2

18

BT

A0\_EDC\_3

AM58

A0\_EDC\_3

18

BT

A0\_DDBI\_0

AU47

A0\_DDBI\_0

18

BT

A0\_DDBI\_1

AJ47

A0\_DDBI\_1

18

BT

A0\_DDBI\_2

AG59

A0\_DDBI\_2

18

BT

A0\_DDBI\_3

AN59

A0\_DDBI\_3

18

OUT

A0\_WCK0\_P

AN50

A0\_WCK0\_P

18

OUT

A0\_WCK0\_N

AN49

A0\_WCK0\_N

18

OUT

A0\_WCK1\_P

AK59

A0\_WCK1\_P

18

OUT

A0\_WCK1\_N

AK58

A0\_WCK1\_N

18

BT

A0\_EDC\_0

AU48

A0\_EDC\_0

18

BT

A0\_EDC\_1

AK49

A0\_EDC\_1

18

BT

A0\_EDC\_2

AG56

A0\_EDC\_2

18

BT

A0\_EDC\_3

AM58

A0\_EDC\_3

18

BT

A0\_DDBI\_0

AU47

A0\_DDBI\_0

18

BT

A0\_DDBI\_1

AJ47

A0\_DDBI\_1

18

BT

A0\_DDBI\_2

AG59

A0\_DDBI\_2

18

BT

A0\_DDBI\_3

AN59

A0\_DDBI\_3

18

OUT

A0\_WCK0\_P

AN50

A0\_WCK0\_P

18

OUT

A0\_WCK0\_N

AN49

A0\_WCK0\_N

18

OUT

A0\_WCK1\_P

AK59

A0\_WCK1\_P

18

OUT

A0\_WCK1\_N

AK58

A0\_WCK1\_N

18

BT

A0\_EDC\_0

AU48

A0\_EDC\_0

18

BT

A0\_EDC\_1

AK49

A0\_EDC\_1

18

BT

A0\_EDC\_2

AG56

A0\_EDC\_2

18

BT

A0\_EDC\_3

AM58

A0\_EDC\_3

18

BT

A0\_DDBI\_0

AU47

A0\_DDBI\_0

18

BT

A0\_DDBI\_1

AJ47

A0\_DDBI\_1

18

BT

A0\_DDBI\_2

AG59

A0\_DDBI\_2

18

BT

A0\_DDBI\_3

AN59

A0\_DDBI\_3

18

OUT

A0\_WCK0\_P

AN50

A0\_WCK0\_P

18

OUT

A0\_WCK0\_N

AN49

A0\_WCK0\_N

18

OUT

A0\_WCK1\_P

AK59

A0\_WCK1\_P

18

OUT

A0\_WCK1\_N

AK58

A0\_WCK1\_N

18

BT

A0\_EDC\_0

AU48

A0\_EDC\_0

18

BT

A0\_EDC\_1

AK49

A0\_EDC\_1

18

BT

A0\_EDC\_2

AG56

A0\_EDC\_2

18

BT

A0\_EDC\_3

AM58

A0\_EDC\_3

18

BT

A0\_DDBI\_0

AU47

A0\_DDBI\_0

18

BT

A0\_DDBI\_1

AJ47

A0\_DDBI\_1

18

BT

A0\_DDBI\_2

AG59

A0\_DDBI\_2

18

BT


A0\_DDBI\_3

AN59

A0\_DDBI\_3

&lt;

## SOC:DEBUG,SB SIGNALS,V\_BAT



MICROSOFT CONFIDENTIAL	PROJECT NAME Cactus	PAGE 14/82	CSA PAGE 14/82	FAB G-R	VER 0.991
---------------------------	------------------------	---------------	----------------------	------------	--------------

SOC: DECOUPLING

D

C

B





A

D

C


B

A




NOTE: X6S/X7R CAPACITORS USED NEAR SOC  
DUE TO HIGHER TEMPERATURES IN AREA

MICROSOFT CONFIDENTIAL	PROJECT NAME Cactus	PAGE 15/82	CSA PAGE 15/82	FAB G-R	VER 0.99L
---------------------------	------------------------	---------------	----------------------	------------	--------------







V\_MEMIO

8 0402 1UF

1 C788 2

1 UF 10%

6.3 V

X6S 402

1 C778 2

1 UF 10%

6.3 V

X6S 402

1 C631 2

1 UF 10%

6.3 V

X6S 402

1 C787 2

1 UF 10%

6.3 V

X6S 402

1 C644 2

1 UF 10%

6.3 V

X6S 402

1 C653 2

1 UF 10%

6.3 V

X6S 402

1 C630 2

1 UF 10%

6.3 V

X6S 402

1 C625 2

1 UF 10%

6.3 V

X6S 402

V\_MEMPHY

19 0603 10UF

1 C668 2

10 UF 20%

6.3 V

X6S 603

1 C823 2

10 UF 20%

6.3 V

X6S 603

1 C848 2

10 UF 20%

6.3 V

X6S 603

1 C665 2

10 UF 20%

6.3 V

X6S 603

1 C666 2

10 UF 20%

6.3 V

X6S 603

1 C708 2

10 UF 20%

6.3 V

X6S 603

1 C731 2

10 UF 20%

6.3 V

X6S 603

1 C748 2

10 UF 20%

6.3 V

X6S 603

1 C870 2

10 UF 20%

6.3 V

X6S 603

1 C797 2

10 UF 20%

6.3 V

X6S 603

1 C911 2

10 UF 20%

6.3 V

X6S 603

1 C669 2

10 UF 20%

6.3 V

X6S 603

1 C910 2

10 UF 20%

6.3 V

X6S 603

1 C909 2

10 UF 20%

6.3 V

X6S 603

1 C908 2

10 UF 20%

6.3 V

X6S 603

1 C907 2

10 UF 20%

6.3 V

X6S 603

1 C776 2

10 UF 20%

6.3 V

X6S 603

1 C667 2

10 UF 20%

6.3 V

X6S 603

1 C664 2

10 UF 20%

6.3 V

X6S 603

NOTE: X6S/X7R CAPACITORS USED NEAR SOC  
DUE TO HIGHER TEMPERATURES IN AREA

MICROSOFT  
CONFIDENTIAL

PROJECT NAME  
Cactus

PAGE  
17/82

CSA  
PAGE  
17/82

FAB  
G-R

VER  
0.99L

8

7

6

5


4

3


2

1


MEMORY: CHANNEL A0




MS_PART#	MATL	REF_DES	DESCR.	BOM_PROPERTY
M1005505-001	IC	U4,U5,U6,U7,U8,U9,U10,U11,U12,U13,U14,U15	MEM,SM,8GB,16MX32,GDDR5,170FPBGA	GDDR5_SAMSUNG
M1005717-001	IC	U4,U5,U6,U7,U8,U9,U10,U11,U12,U13,U14,U15	MEM,SM,8GB,16MX32,GDDR5,170FPBGA	GDDR5_HYNIX




MEMORY: CHANNEL B0






# MEMORY: CHANNEL A/B DECOUPLING






NOTE: ADDITIONAL MEMORY DECOUPLING ON PAGE 33

MICROSOFT	PROJECT NAME	PAGE	CSA	FAB	VER
CONFIDENTIAL	Cactus	22/82	PAGE	G-R	0.991

MEMORY: CHANNEL C0



MEMORY: CHANNEL C1





MEMORY: CHANNEL D0

D

D

C


C

B

B

A

A



8 7 6 5 4 3 2 1

D

C

B

A

8 7 6 5 4 3 2 1

MEMORY: CHANNEL D1

MIRROR FUNCTION DISABLED WITH PIN J1 LOW  
PINS A4-M2 USE LEFT SIDE VALUES

U10 GDDR5\_BASE IC  
DDR5\_8GBx32  
2 OF 2  
POWER/GROUND

J14 VREFC\_37  
A10 VREFD\_38  
U10 VREFD\_39

G1 VDD\_1  
L1 VDD\_2  
G4 VDD\_3  
L4 VDD\_4  
C5 VDD\_5  
R5 VDD\_6  
C10 VDD\_7  
R10 VDD\_8  
D11 VDD\_9  
G11 VDD\_10  
L11 VDD\_11  
P11 VDD\_12  
G14 VDD\_13  
L14 VDD\_14

VSS\_1  
VSS\_2  
VSS\_3  
VSS\_4  
VSS\_5  
VSS\_6  
VSS\_7  
VSS\_8  
VSS\_9  
VSS\_10  
VSS\_11  
VSS\_12  
VSS\_13  
VSS\_14

H1  
K1  
B5  
G5  
L5  
T5  
B10  
D10  
G10  
L10  
P10  
T10  
H14  
K14

B1 VDDQ\_1  
D1 VDDQ\_2  
F1 VDDQ\_3  
M1 VDDQ\_4  
P1 VDDQ\_5  
T1 VDDQ\_6  
G2 VDDQ\_7  
L2 VDDQ\_8  
B3 VDDQ\_9  
D3 VDDQ\_10  
F3 VDDQ\_11  
H3 VDDQ\_12  
K3 VDDQ\_13  
M3 VDDQ\_14  
P3 VDDQ\_15  
T3 VDDQ\_16  
E5 VDDQ\_17  
N5 VDDQ\_18  
E10 VDDQ\_19  
N10 VDDQ\_20  
B12 VDDQ\_21  
D12 VDDQ\_22  
F12 VDDQ\_23  
H12 VDDQ\_24  
K12 VDDQ\_25  
M12 VDDQ\_26  
P12 VDDQ\_27  
T12 VDDQ\_28  
G13 VDDQ\_29  
L13 VDDQ\_30  
B14 VDDQ\_31  
D14 VDDQ\_32  
F14 VDDQ\_33  
M14 VDDQ\_34  
P14 VDDQ\_35  
T14 VDDQ\_36

VSSQ\_1  
VSSQ\_2  
VSSQ\_3  
VSSQ\_4  
VSSQ\_5  
VSSQ\_6  
VSSQ\_7  
VSSQ\_8  
VSSQ\_9  
VSSQ\_10  
VSSQ\_11  
VSSQ\_12  
VSSQ\_13  
VSSQ\_14  
VSSQ\_15  
VSSQ\_16  
VSSQ\_17  
VSSQ\_18  
VSSQ\_19  
VSSQ\_20  
VSSQ\_21  
VSSQ\_22  
VSSQ\_23  
VSSQ\_24  
VSSQ\_25  
VSSQ\_26  
VSSQ\_27  
VSSQ\_28  
VSSQ\_29  
VSSQ\_30  
VSSQ\_31  
VSSQ\_32  
VSSQ\_33  
VSSQ\_34  
VSSQ\_35  
VSSQ\_36

A1  
C1  
E1  
N1  
R1  
U1  
H2  
K2  
A3  
C3  
E3  
N3  
R3  
U3  
C4  
R4  
F5  
M5  
F10  
M10  
C11  
R11  
A12  
C12  
E12  
N12  
R12  
U12  
H13  
K13  
A14  
C14  
E14  
N14  
R14  
U14

M1005505-001 BGA170

U10 IC  
DDR5\_8GBx32  
1 OF 2  
MF0/MF1 MF=0/MF=1

J1

D1\_MA\_A3  
D1\_MA\_A4  
D1\_MA\_A5  
D1\_MA\_A2

H10  
K11  
K10  
H11

BA3\_A3/BA1\_A5  
BA2\_A4/BA0\_A2  
BA1\_A5/BA3\_A3  
BA0\_A2/BA2\_A4

DQ0/DQ24  
DQ1/DQ25  
DQ2/DQ26  
DQ3/DQ27  
DQ4/DQ28  
DQ5/DQ29  
DQ6/DQ30  
DQ7/DQ31

A4  
A2  
B4  
B2  
E4  
E2  
F4  
F2

D1\_DQ0  
D1\_DQ1  
D1\_DQ2  
D1\_DQ3  
D1\_DQ4  
D1\_DQ5  
D1\_DQ6  
D1\_DQ7

DQ8/DQ16  
DQ9/DQ17  
DQ10/DQ18  
DQ11/DQ19  
DQ12/DQ20  
DQ13/DQ21  
DQ14/DQ22  
DQ15/DQ23

A11  
A13  
B11  
B13  
E11  
E13  
F11  
F13

D1\_DQ8  
D1\_DQ9  
D1\_DQ10  
D1\_DQ11  
D1\_DQ12  
D1\_DQ13  
D1\_DQ14  
D1\_DQ15

DQ16/DQ8  
DQ17/DQ9  
DQ18/DQ10  
DQ19/DQ11  
DQ20/DQ12  
DQ21/DQ13  
DQ22/DQ14  
DQ23/DQ15

U11  
U13  
T11  
T13  
N11  
N13  
M11  
M13

D1\_DQ16  
D1\_DQ17  
D1\_DQ18  
D1\_DQ19  
D1\_DQ20  
D1\_DQ21  
D1\_DQ22  
D1\_DQ23

DQ24/DQ0  
DQ25/DQ1  
DQ26/DQ2  
DQ27/DQ3  
DQ28/DQ4  
DQ29/DQ5  
DQ30/DQ6  
DQ31/DQ7

U4  
U2  
T4  
T2  
N4  
N2  
M4  
M2

D1\_DQ24  
D1\_DQ25  
D1\_DQ26  
D1\_DQ27  
D1\_DQ28  
D1\_DQ29  
D1\_DQ30  
D1\_DQ31

NC\_1  
NC\_2

A5  
U5

M1005505-001 BGA170

J13 ZQ  
J2 RESET\_N  
J10 SEN  
J4 ABI\_N

D1\_DRAM\_RESET\_R  
D1\_ADBI\_N  
D1\_ZQ

R166 120 OHM  
CH 402

V\_MEMIO

R168 1% 37 KOHM  
CH 402

R167 1% 49 KOHM  
CH 402

C288 10uF 3V  
X5R 402

V\_MEMIO

R539 60.4 OHM  
CH 402

R545 60.4 OHM  
CH 402

D1\_CLK0\_P  
D1\_CLK0\_N

26 10 IN  
26 10 IN

26 OUT

26 10 IN  
26 10 IN

MICROSOFT  
CONFIDENTIAL

PROJECT NAME  
Cactus

PAGE  
26/82


CSA  
PAGE  
26/82

FAB  
G-R


VER  
0.991

# MEMORY: CHANNEL C/D DECOUPLING


V\_MEMIO CHANNEL C/D DECOUPLING




MEMORY CHANNEL C0 DECOUPLING




MEMORY CHANNEL C0 DECOUPLING




MEMORY CHANNEL C1 DECOUPLING




MEMORY CHANNEL C1 DECOUPLING




MEMORY CHANNEL D0 DECOUPLING




MEMORY CHANNEL D0 DECOUPLING



MEMORY CHANNEL D1 DECOUPLING



MEMORY CHANNEL D1 DECOUPLING



NOTE: ADDITIONAL MEMORY DECOUPLING ON PAGE 33

MICROSOFT CONFIDENTIAL	PROJECT NAME Cactus	PAGE 27/82	CSA PAGE 27/82	FAB G-R	VER 0.99L
---------------------------	------------------------	---------------	----------------------	------------	--------------

8 7 6 5 4 3 2 1

D

C

B

A

8 7 6 5 4 3 2 1

MEMORY: CHANNEL E0

GDDR5\_BASE

U12 IC

DDR5\_8GBx32 2 OF 2

POWER/GROUND

J14 VREFC\_37

A10 VREFD\_38

U10 VREFD\_39

V\_MEMIO

VREFC\_37

VREFD\_38

VREFD\_39

VDD\_1

VDD\_2

VDD\_3

VDD\_4

VDD\_5

VDD\_6

VDD\_7

VDD\_8

VDD\_9

VDD\_10

VDD\_11

VDD\_12

VDD\_13

VDD\_14

VSS\_1

VSS\_2

VSS\_3

VSS\_4

VSS\_5

VSS\_6

VSS\_7

VSS\_8

VSS\_9

VSS\_10

VSS\_11

VSS\_12

VSS\_13

VSS\_14

VSSQ\_1

VSSQ\_2

VSSQ\_3

VSSQ\_4

VSSQ\_5

VSSQ\_6

VSSQ\_7

VSSQ\_8

VSSQ\_9

VSSQ\_10

VSSQ\_11

VSSQ\_12

VSSQ\_13

VSSQ\_14

VSSQ\_15

VSSQ\_16

VSSQ\_17

VSSQ\_18

VSSQ\_19

VSSQ\_20

VSSQ\_21

VSSQ\_22

VSSQ\_23

VSSQ\_24

VSSQ\_25

VSSQ\_26

VSSQ\_27

VSSQ\_28

VSSQ\_29

VSSQ\_30

VSSQ\_31

VSSQ\_32

VSSQ\_33

VSSQ\_34

VSSQ\_35

VSSQ\_36

A1

C1

E1

N1

R1

U1

H2

K2

A3

C3

E3

N3

R3

U3

C4

R4

F5

M5

F10

M10

C11

R11

A12

C12

E12

N12

R12

U12

H13

K13

A14

C14

E14

N14

R14

U14

M1005505-001 BGA170

J1

DDR5\_8GBX32 1 OF 2

MF0/MF1 MF=0/MF=1

E0\_MA\_A3

E0\_MA\_A4

E0\_MA\_A5

E0\_MA\_A2

E0\_MA\_A12

E0\_MA\_A6

E0\_MA\_A0

E0\_MA\_A1

E0\_MA\_A7

E0\_EDC\_3

E0\_EDC\_2

E0\_EDC\_1

E0\_EDC\_0

E0\_DDBI\_3

E0\_DDBI\_2

E0\_DDBI\_1

E0\_DDBI\_0

E0\_WCK0\_P

E0\_WCK0\_N

E0\_WCK1\_P

E0\_WCK1\_N

E0\_CLK0\_P

E0\_CLK0\_N

E0\_CKE0

E0\_RAS\_N

E0\_CAS\_N

E0\_WE\_N

E0\_CS0\_N

E\_DRAM\_RESET\_R

E0\_ADBI\_N

E0\_ZQ

H10

K11

G5

K10

H11

A12\_A13

A11\_A6/A9\_A1

A10\_A0/A8\_A7

A9\_A1/A11\_A6

A8\_A7/A10\_A0

EDC3/EDC0

EDC2/EDC1

EDC1/EDC2

EDC0/EDC3

DBI3\_N/DBI0\_N

DBI2\_N/DBI1\_N

DBI1\_N/DBI2\_N

DBI0\_N/DBI3\_N

WCK01\_P/WCK23\_P

WCK01\_N/WCK23\_N

WCK23\_P/WCK01\_P

WCK23\_N/WCK01\_N

CK\_P

CK\_N

CKE\_N

RAS\_N/CAS\_N

CAS\_N/RAS\_N

WE\_N/CS\_N

CS\_N/WE\_N

ZQ

RESET\_N

SEN

ABI\_N

NC\_1

NC\_2

A5

U5

M1005505-001 BGA170

DQ0/DQ24

DQ1/DQ25

DQ2/DQ26

DQ3/DQ27

DQ4/DQ28

DQ5/DQ29

DQ6/DQ30

DQ7/DQ31

A4

E0\_DQ0

A2

E0\_DQ1

B4

E0\_DQ2

B2

E0\_DQ3

E4

E0\_DQ4

E2

E0\_DQ5

F4

E0\_DQ6

F2

E0\_DQ7

A11

E0\_DQ8

A13

E0\_DQ9

B11

E0\_DQ10

B13

E0\_DQ11

E11

E0\_DQ12

E13

E0\_DQ13

F11

E0\_DQ14

F13

E0\_DQ15

U11

E0\_DQ16

U13

E0\_DQ17

T11

E0\_DQ18

T13

E0\_DQ19

N11

E0\_DQ20

N13

E0\_DQ21

M11

E0\_DQ22

M13

E0\_DQ23

U4

E0\_DQ24

U2

E0\_DQ25

T4

E0\_DQ26

T2

E0\_DQ27

N4

E0\_DQ28

N2

E0\_DQ29

M4

E0\_DQ30

M2

E0\_DQ31

MIRROR FUNCTION DISABLED WITH PIN J1 LOW

PINS A4-M2 USE LEFT SIDE VALUES

V\_MEMIO

R236

1% KOHM

CH 402

E0\_VREFC

OUT

R238

1% KOHM

CH 402

C388

10% 100 PF

5.3 V

V\_MEMIO

R569

1% 60.4 OHM

CH 402

E0\_CLK0\_P

R573

1% 60.4 OHM

CH 402

E0\_CLK0\_N

E\_DRAM\_RESET

R570

1% 10 OHM

CH 402

E\_DRAM\_RESET\_C

R575

1% 49.9 OHM

CH 402

E\_DRAM\_RESET\_R

R572

1% 4.99 KOHM

CH 402

C1025

120 PF

50 V

NPO

402

MICROSOFT CONFIDENTIAL

PROJECT NAME Cactus

PAGE 28/82

CSA PAGE 28/82

FAB G-R

VER 0.991

8 7 6 5 4 3 2 1

D

C

B

A

8 7 6 5 4 3 2 1

MEMORY: CHANNEL E1

U13 GDDR5\_BASE IC  
DDR5\_8GBx32  
2 OF 2  
POWER/GROUND

29 IN E1\_VREFC J14 VREFC\_37  
A10 VREFD\_38  
U10 VREFD\_39

V\_MEMIO

U13 DDR5\_8GBX32 IC  
1 OF 2  
MF0/MF1 MF=0/MF=1

9 IN E1\_MA A5 H10 BA3\_A3/BA1\_A5 DQ0/DQ24 A4 E1 DQ24 9  
9 IN E1\_MA A2 K11 BA2\_A4/BA0\_A2 DQ1/DQ25 A2 E1 DQ25 9  
9 IN E1\_MA A3 K10 BA1\_A5/BA3\_A3 DQ2/DQ26 B4 E1 DQ26 9  
9 IN E1\_MA A4 H11 BA0\_A2/BA2\_A4 DQ3/DQ27 B2 E1 DQ27 9  
9 IN E1\_MA A12 J5 A12\_A13 DQ4/DQ28 E4 E1 DQ28 9  
9 IN E1\_MA A1 K5 A11\_A6/A9\_A1 DQ5/DQ29 E2 E1 DQ29 9  
9 IN E1\_MA A7 H4 A10\_A0/A8\_A7 DQ6/DQ30 F4 E1 DQ30 9  
9 IN E1\_MA A6 H5 A9\_A1/A11\_A6 DQ7/DQ31 F2 E1 DQ31 9  
9 IN E1\_MA A0 K4 A8\_A7/A10\_A0

9 BT E1\_EDC\_0 R2 EDC3/EDC0 DQ8/DQ16 A11 E1 DQ16 9  
9 BT E1\_EDC\_1 R13 EDC2/EDC1 DQ9/DQ17 A13 E1 DQ17 9  
9 BT E1\_EDC\_2 C13 EDC1/EDC2 DQ10/DQ18 B11 E1 DQ18 9  
9 BT E1\_EDC\_3 C2 EDC0/EDC3 DQ11/DQ19 B13 E1 DQ19 9  
9 BT E1\_DDBI\_0 P2 DBI3\_N/DBI0\_N DQ12/DQ20 E11 E1 DQ20 9  
9 BT E1\_DDBI\_1 P13 DBI2\_N/DBI1\_N DQ13/DQ21 E13 E1 DQ21 9  
9 BT E1\_DDBI\_2 D13 DBI1\_N/DBI2\_N DQ14/DQ22 F11 E1 DQ22 9  
9 BT E1\_DDBI\_3 D2 DBI0\_N/DBI3\_N DQ15/DQ23 F13 E1 DQ23 9

9 IN E1\_WCK1\_P D4 WCK01\_P/WCK23\_P DQ16/DQ8 U11 E1 DQ8 9  
9 IN E1\_WCK1\_N D5 WCK01\_N/WCK23\_N DQ17/DQ9 U13 E1 DQ9 9  
9 IN E1\_WCK0\_P P4 WCK23\_P/WCK01\_P DQ18/DQ10 T11 E1 DQ10 9  
9 IN E1\_WCK0\_N P5 WCK23\_N/WCK01\_N DQ19/DQ11 T13 E1 DQ11 9  
9 IN E1\_CLK0\_P J12 CK\_P DQ20/DQ12 N11 E1 DQ12 9  
9 IN E1\_CLK0\_N J11 CK\_N DQ21/DQ13 N13 E1 DQ13 9  
9 IN E1\_CKE0 J3 CKE\_N DQ22/DQ14 M11 E1 DQ14 9  
9 IN E1\_CAS\_N G3 RAS\_N/CAS\_N DQ23/DQ15 M13 E1 DQ15 9  
9 IN E1\_RAS\_N L3 CAS\_N/RAS\_N DQ24/DQ0 U4 E1 DQ0 9  
9 IN E1\_CS0\_N L12 WE\_N/CS\_N DQ25/DQ1 U2 E1 DQ1 9  
9 IN E1\_WE\_N G12 CS\_N/WE\_N DQ26/DQ2 T4 E1 DQ2 9  
9 IN E\_DRAM\_RESET\_R J13 ZQ RESET\_N DQ27/DQ3 T2 E1 DQ3 9  
9 IN E1\_ADBI\_N J10 SEN ABI\_N DQ28/DQ4 N4 E1 DQ4 9  
9 IN E1\_ZQ J12 SEN ABI\_N DQ29/DQ5 N2 E1 DQ5 9  
9 IN E1\_ZQ J10 SEN ABI\_N DQ30/DQ6 M4 E1 DQ6 9  
9 IN E1\_ZQ J12 SEN ABI\_N DQ31/DQ7 M2 E1 DQ7 9

28 IN E\_DRAM\_RESET\_R J13 ZQ RESET\_N NC\_1 A5  
9 IN E1\_ADBI\_N J10 SEN ABI\_N NC\_2 U5

M1005505-001 BGA170

1 R590 120 OHM  
2 CH 402

V\_MEMIO

1 R585 37 KOHM  
2 CH 402

E1\_VREFC OUT 29

1 R587 49 KOHM  
2 CH 402

1 C1050 10 UF  
2 6.3 V

V\_MEMIO

1 R583 60.4 OHM  
2 CH 402

29 IN E1\_CLK0\_P

29 IN E1\_CLK0\_N

1 R586 60.4 OHM  
2 CH 402

29 9 IN E1\_CLK0\_P

29 9 IN E1\_CLK0\_N

MICROSOFT  
CONFIDENTIAL

PROJECT NAME  
Cactus


PAGE  
29/82

CSA  
PAGE  
29/82

FAB  
G-R

VER  
0.991

8 7 6 5 4 3 2 1



87654321

MICROSOFT  
CONFIDENTIAL

PROJECT NAME  
Cactus

PAGE  
30/82

CSA  
PAGE  
30/82













FAB  
G-R

VER  
0.991

87654321

[illegible]


MEMORY: CHANNEL E/F DECOUPLING




NOTE: ADDITIONAL MEMORY DECOUPLING ON PAGE 33




MEMORY: ADDITIONAL DECOUPLING





KIC: PCIEX, SATA, VIDEO



KIC: SMC

D

C

B


A


D


C


B

A












KIC: POWER








ETHERNET CONTROLLER







SOFT START  
NOM. VOLTAGE: 3.3V  
MAX POWER: 590MW













CONN: RJ45 ,TOSLINK




CONN: USB (FRONT & REAR)



MICROSOFT CONFIDENTIAL	PROJECT NAME Cactus	PAGE 45/82	CSA PAGE 45/82	FAB G-R	VER 0.99
---------------------------	------------------------	---------------	----------------------	------------	-------------




CONN: HDMI IN




# CONN: HDMI OUT

TDP158 CONTROL SLAVE ADDRESS			
SELECTED	A1/A0	7-BIT ADDRESS	8-BIT ADDRESS
---	00	0X5E	BC/BD
	01	0X5D	BA/BB
	10	0X5C	B8/B9
	11	0X5B	B6/B7











HDMI LOAD SWITCHES




RE-DRIVER	U29	R610	R612	U81	U82
PG1.0	M1003966-001	EMPTY	EMPTY	STUFF	STUFF
PG1.1	M1003966-002	STUFF	STUFF	EMPTY	EMPTY

# CONN: ODD & HDD



MICROSOFT CONFIDENTIAL	PROJECT NAME Cactus	PAGE 50/82	CSA PAGE 50/82	FAB G-R	VER 0.99L
---------------------------	------------------------	---------------	----------------------	------------	--------------

# CONN: FRONT PANEL, FAN, AUDIO



8 7 6 5 4 3 2 1

D

C

B

A

8 7 6 5 4 3 2 1

# CONN: POWER

V\_12P0

C269+ 270 UF 20% 16 V POLY TH

C249 10 UF 10% 16 V X5R 805

C252 0.1 UF 10% 25 V X7R 603

C251 0.1 UF 10% 25 V X7R 603

C258 0.1 UF 10% 25 V X7R 603

C250 0.1 UF 10% 25 V X7R 603

C1327 0.01 UF 10% 402 16 V X7R

C1328 1000 PF 10% 50 V X7R 402

J11 DC PWR RCPT

1 MAIN12V

2 MAIN12V

3 GND


4 GND

5 MT2

6 MT1


M1007354-004 TH

MICROSOFT	PROJECT NAME	PAGE	CSA	FAB	VER
CONFIDENTIAL	Cactus	52/82	PAGE 52/82	G-R	0.991




# VREGS: INPUT AND OUTPUT FILTERS


## NBCORE INPUT FILTER




## V\_5P0 AND V\_3P3 INPUT FILTER




## MEMIO/MEMPHY INPUT FILTER




## GFX/CPU INPUT FILTER



## GFXCORE OUTPUT FILTER



```
VREGS:  GFXCORE /  CPUCORE
```





MP2853 I2C ADDRESS				
	7-BIT BASE	R/W	I2C ADDR	8-BIT HEX
WRITE	010 0000	0	0X20	0X40
READ	010 0000	1	0X20	0X41

MP2853 RAIL ASSIGNMENTS		
RAIL 1:	V_GFXCORE	(POWER GROUP B)
RAIL 2:	V_CPUCORE	(POWER GROUP B)

VREGS: GFXCORE OUTPUT PHASE 1 & 2


V_GFXCORE		
0.8V-1.2V	NOMINAL: 1V	
TDC: 136A	EDC: 175A	FSW: 700KHZ



NOTE: X6S/X7R CAPACITORS USED NEAR SOC  
DUE TO HIGHER TEMPERATURES IN AREA

MICROSOFT CONFIDENTIAL	PROJECT NAME Cactus	PAGE 55/82	CSA PAGE 55/82	FAB G-R	VER 0.99L
---------------------------	------------------------	---------------	----------------------	------------	--------------


VREGS: GFXCORE OUTPUT PHASE 3 & 4



NOTE: X6S/X7R CAPACITORS USED NEAR SOC  
DUE TO HIGHER TEMPERATURES IN AREA




# VREGS: CPUCORE OUTPUT PHASE




NOTE: X6S/X7R CAPACITORS USED NEAR SOC  
DUE TO HIGHER TEMPERATURES IN AREA


# VREGS: MEMPHY / MEMIO




# VREGS: MEMPHY OUTPUT



VREGS: MEMIO OUTPUT



VREGS : NBCORE




V_NBCORE	
0.8V-1.2V	NOMINAL: 0.95V
TDC: 16A	EDC: 25A FSW: 700KHZ


VREGS: V5P0

V\_5P0


NOM. VOLTAGE: 5.1



VREGS: V3P3, VSOC1P8





VREGS: VSOCPHY/VFUSE






VREGS: V\_SB1P8, V\_SB1P1




VREGS: V3P3 STANDBY

V\_3P3STBY  
NOM. VOLTAGE: 3.32




# VREGS: V1P1 STANDBY, V1P8 STANDBY




V\_1P1STBY  
NOM. VOLTAGE: 1.13


V\_1P8STBY  
NOM. VOLTAGE: 1.83

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---






[illegible]


MONITOR: VSOC1P8,VSOCPHY,V12P0

BLANK







CONN: SWITCHES



CONN: HDT




CONN: M.2




# CLOCK BUFFER

## NOTES:


- 1.TO ENABLE ENET2 CLOCK ON J28 HEADER, UNSTUFF R85. U35 HAS INTERNAL PULL DOWN.
- 2.SEE PAGES 2 AND 79 FOR ADDITIONAL PCIE SPARE LANE INFORMATION



TO ADDRESS LONG TERM RELIABILITY CONCERNS  
PERMANENT PULL UP/DOWN RESISTORS HAVE BEEN ADDED  
EVEN THOUGH THIS PART HAS ITS OWN INTERNAL 100K EQUIVALENTS



PREMIUM SPEAKER (SE/LE)  
PREMIUM/SE/LE SKU ONLY



## D



B



C








- B

A |





# FRONT PANEL USB - NESTED PCB



MS_PART#	MATL	REF_DES	DESCR.	BOM PROPERTY
M1033394-001	FR4	PCB1B	PCB,CACTUS,FAB E RETAIL,FRONT USB,8 LAYERS,GI	FRONT_USB

8		7		6		5		4		3		2		1					
D	BOM DEFINITIONS														D				
C	BOM	DEFINTION													C				
	AUDIO	INCLUDES COMPONENTS FOR THE STANDARD AUDIO SOLUTION																	
	AUDIO_PREM	INCLUDES COMPONENTS FOR THE PREMIUM SE/LE SPEAKER SOLUTION																	
	COMMON	ALL COMPONENTS WITH NO BOM PROPERTY																	
	DEBUG	COMPONENTS REQUIRED FOR BRING UP & DEBUG																	
	DEBUG_HDT	HDT-RELATED DEBUG COMPONENTS																	
	DEBUG_SHUNT	COMPONENTS WHICH ARE ON DEBUG BOARDS, BUT ARE REMOVED/SHORTED ON RETAIL																	
	EMMC_BASE	DUMMY PLACE HOLDER FOR EMMC DEVICE & RESISTORS. NEVER USE THIS IN THE RECIPE FILE. SELECT ONE OF THESE INSTEAD: EMMC_HYNIX_16NM, EMMC_TOSHIBA_15NM, EMMC_SAMSUNG_14NM																	
	EMMC_HYNIX_16NM	HYNIX EMMC DEVICE																	
	EMMC_SAMSUNG_14NM	SAMSUNG EMMC DEVICE																	
	EMMC_TOSHIBA_15NM	TOSHIBA EMMC DEVICE																	
	B	GDDR5_BASE	DUMMY PLACE HOLDER FOR GDDR5. NEVER USE THIS IN THE RECIPE FILE. SELECT ONE OF THESE INSTEAD: EMMC_HYNIX_16NM, EMMC_TOSHIBA_15NM, EMMC_SAMSUNG_14NM														B		
GDDR5_HYNIX		HYNIX GDDR5 MEMORY																	
GDDR5_SAMSUNG		SAMSUNG GDDR5 MEMORY																	
FRONT_USB		COMPONENTS ON THE FRONT PANEL USB																	
KIC_BASE		DUMMY PLACE HOLDER FOR KIC. NEVER USE THIS IN THE RECIPE FILE. USE ONE OF THESE INSTEAD: KIC_DEV OR KIC_RETAIL																	
KIC_DEV		DEBUG VERSION OF KRAKEN																	
KIC_RETAIL		RETAIL VERSION OF KRAKEN																	
M2_ONLY		POPULATE TO SUPPORT AN M.2 INTERFACE																	
NO_M2		POPULATE WHEN THERE IS NO M2. INTERFACE																	
PCB_GI		FAB TYPE: GOLD																	
PCB_OSP		FAB TYPE: ORGANIC SOLDERABILITY PRESERVATIVE GREEN SOLDERMASK																	
A		PCB_OSP_BLACK	FAB TYPE: ORGANIC SOLDERABILITY PRESERVATIVE BLACK SOLDERMASK															A	
	RTC_RETAIL	RTC CIRCUIT IMPLEMENTATION FOR RETAIL BOARDS																	
	RTC_XDK	RTC CIRCUIT IMPLEMENTATION FOR XDK BOARDS																	
	SOC_BASE	DUMMY PLACE HOLDER FOR SOC. NEVER USE THIS IN THE RECIPE FILE. SELECT ONE OF THESE INSTEAD: EMMC_HYNIX_16NM, EMMC_TOSHIBA_15NM, EMMC_SAMSUNG_14NM																	
	SOC_EMPTY	DOES NOT STUFF ANUBIS																	
	SOC_INCLUDE	STUFFS ANUBIS																	
	VR_FIXED	SET ALL VRS TO FIXED VOLTAGES (NON-MARGINED). EXCLUDES V_MEMIO. MUST BE USED IN CONJUNCTION WITH NOT VR_MM																	
	VR_MM	ALLOWS MOST VRS TO BE MARGINED FOR M&M BOARDS. EXCLUDES V_MEMIO. MUST BE USED IN CONJUNCTION WITH NOT VR_FIXED																	
												MICROSOFT CONFIDENTIAL		PROJECT NAME Cactus		PAGE 82/82	CSA PAGE 82/82		VER 0.991
	8		7		6		5		4		3		2		1				