




	8 7 6	5	4	3	2	1	
	PAGE CONTENTS		[48] VREGS: VTT TERMINATION [49] VREGS: NBCORE [50] VREGS: MEMIO [51] VREGS: V5P0 [52] VREGS: V3P3, VSOC1P8			таполт	
	[1] COVER PAGE	[48] VREC				STON	
	[2] SOC: PCIEX, CLOCKS, VIDEO					REV 1.01 FAB G RETAIL	
	[3] SOC: POWER: MEMIO, CPUCORE, NBCORE, MISC	-					
	[4] SOC: POWER: V_GFXCORE, VSS						ا
	[5] SOC: MEMORY PARTITION C & D					RETALL	
	[6] SOC: MEMORY PARTITION A & B	[53] VREG	[53] VREGS: VSOCPHY/VFUSE				
	[7] SOC: VSS, SPARE	[54] VREG	[54] VREGS: V_SB1P8, V_SB1P1				
	[8] SOC: DEBUG, SB SIGNALS	[55] VREG					
	[9] SOC: DECOUPLING	[56] VREGS: V1P1 STANDBY, V1P8 STANDBY			_		
П	[10] SOC: DECOUPLING		IDBY GATES		-		
	[11] SOC: DECOUPLING		BLASTER		-		
	[12] MEMORY: CHANNEL D	[59] I2C			-		
	[13] MEMORY: CHANNEL D		SIN: SOCPHY, SOC1P8, ME	MIO,NBCORE	-		
	[14] MEMORY: CHANNEL D, DECOUPLING & TERMINATION	[61] V_BA			-		
	[15] MEMORY: CHANNEL C		TOR: NBCORE, MEMIO	37	-		C
	[16] MEMORY: CHANNEL C [17] MEMORY: CHANNEL C, DECOUPLING & TERMINATION		TTOR: VSOC1P8, VSOCPH TTOR: V12P0	Y	-		
	[18] MEMORY: CHANNEL B		: FACET BOARD		-		
	[19] MEMORY: CHANNEL B		: SWITCHES		-		
	[20] MEMORY: CHANNEL B, DECOUPLING & TERMINATION		1: HDT		-		
Ш	[21] MEMORY: CHANNEL A		JG: V_BURN		-		
	[22] MEMORY: CHANNEL A		JG: VR HEADERS & TEST	POINTS	-		
	[23] MEMORY: CHANNEL A, DECOUPLING & TERMINATION		JG: CONNECTORS		-		
	[24] KIC: USB		CLS AND MOUNTING		-		
	[25] KIC: PCIEX, SATA, VIDEO		DEFINITIONS		-		
$ _{B} $	[26] KIC: SMC				-		
	[27] KIC: FACET				-		B
	[28] KIC: POWER				-		
	[29] KIC: CLOCKS, STRAPPING, POR				_		
	[30] KIC: POWER				-		
	[31] KIC: DECOUPLING				-		
H	[32] ETHERNET CONTROLLER				-		\vdash
	[33] EMMC				-		
	[34] CONN: RJ45, TOSLINK				-		
	[35] CONN: USB (FRONT & REAR)				-		
	[36] CONN: WIFI [37] CONN: HDMI IN				-		
	[37] CONN: HDMI IN [38] CONN: HDMI OUT				-		
	[39] CONN: HDMI SUPPORT	-					
	[40] CONN: ODD & HDD	RIII.ES: (ADDI.T	ED WHEN POSSIBLE)		-		
A	[41] CONN: FRONT PANEL, FAN, AUDIO	- 1. MSB TO LSB	ED WHEN POSSIBLE) IS TOP TO BOTTOM BLE: INPUTS ON LEFT, OUTPU	TS ON RIGHT			A
	[42] CONN: POWER	3. ORDER OF P. 4. AVOID USIN	AGES=CHIP INTERFACES, TERN G OFF PAGE CONNECTORS FOR	INATION, POWER, DECOUPLING ON PAGE CONNECTIONS			
	[43] VREGS: INPUT & OUTPUT FILTERS	5. LANED SIGN 6. TRANSIMITT	ALS ARE GROUPED ON SYMBOLS ER NAME USED AS PREFIX WIT	H RX AND TX CONNECTIONS			
	[44] VREGS: CPUCORE	7. SUFFIX V 8. SUFFIX DP	IS USED FOR VOLTAGE RAIL S AND DN ARE USED FOR DIFI	LIGNAL NAMES ERIENTAL PAIRS			
	[45] VREGS: GFXCORE	9. UNNAMED N 10.SUFFIX _N	ETS ARE NAMED WITH /2 TEXT FOR ACTIVE LOW OR N JUNCT	ON STAR	3. ff =	DRAWING	
	[46] VREGS: GFXCORE OUTPUT PHASE 1 & 2	12.SUFFIX _P 13.SUFFIX _EN	FOR ENABLE CLOCKS PROBLE			on Jan 18 12:03:57 201	
	[47] VREGS: CPUCORE OUTPUT PHASE	14. CLK FOR 15. PWRGD FOR 16 PFV AND 57	CLOCAS, RSI FOR RESEIS POWER GOOD AB ARE SET HSTIME CHSTOM W	MICROSOFT	PROJECT NAME	PAGE CSA FAB VI PAGE	ER
		TOOLS>OPTI	ONS>VARIABLES	TTS ON RIGHT INATION, POWER, DECOUPLING ON PAGE CONNECTIONS HER AND TX CONNECTIONS SIGNAL NAMES ERIENTAL PAIRS SIZE ON MICROSOFT CONFIDENTIA	AL Kingston	1/72 1/72 G 1.	.01
	8 7 6	5	4	3	2	1	














































































































































































































D				
D				
D	DOM	BOM DEFINITIONS		
الا	BOM	DEFINTION DOI'L DEFINITION	.	
	AUX	HDMI STUFFING OPTION. NEVER USED IN PRODUCTION. REWORK PURPOSES ONLY		
	COMMON	ALL COMPONENTS WITH NO BOM PROPERTY		
	DDC	HDMI STUFFING OPTION. ALWAYS USED IN PRODUCTION		
	DDR_BASE	DUMMY PLACE HOLDER FOR DDR3 DEVICES. NEVER USE THIS IN THE RECIPE FILE. SELECT ONE OF THESE 3 INSTEAD: DDR_HYNIX, DDR_MICRON, DDR_SAMSUNG		
	DDR_HYNIX	HYNIX DDR3		
	DDR_MICRON	MICRON DDR3		
_	DDR_SAMSUNG	SAMSUNG DDR3	├	
	DEBUG	COMPONENTS REQUIRED FOR BRING UP & DEBUG		
	DEBUG_HDT	HDT-RELATED DEBUG COMPONENTS		
	DEBUG_HDMI	DEBUG HDMI CONNECTOR USED 8L DEBUG BOARDS		
	DEBUG_SHUNT	COMPONENTS WHICH ARE ON DEBUG BOARDS, BUT ARE REMOVED/SHORTED ON RETAIL		
ر ا	EMMC_BASE	DUMMY PLACE HOLDER FOR EMMC DEVICE & RESISTORS. NEVER USE THIS IN THE RECIPE FILE. SELECT ONE OF THESE INSTEAD: EMMC_HYNIX_20NM, EMMC_HYNIX_5P0,		
$^{\prime}$		EMMC_HYNIX_1XNM, EMMC_SAMSUNG AND EMMC_TOSHIBA	'	
	EMMC_HYNIX_5P0 FET_BASE	HYNIX EMMC V5.0 EMMC DEVICE DUMMY PLACE HOLDER FOR HIGH AND LOW FETS. NEVER USE THIS IN THE RECIPE FILE. SELECT ONE OF THESE INSTEAD: FET_AOS, FET_OS_T6, FET_STM, OR FET_TOS		
	FET_IRF	INTERNATIONAL RECTIFIER FETS USED FOR VOLTAGE REGUALTORS	-	
	FET_OS_T6	ON-SEMI T6 FETS USED FOR VOLTAGE REGULATORS	-	
	FET_STM	STMICROELECTRONICS FETS USED FOR VOLTAGE REGULATORS	-	
\dashv	FET_TOS	TOSHIBA FETS USED FOR VOLTAGE REGULATORS	$-\vdash$	
	GARFIELD	CONTAINS GARFIELD (SOC) RELATED PASSIVE/ACTIVE COMPONENTS		
	KIC_BASE	DUMMY PLACE HOLDER FOR KIC. NEVER USE THIS IN THE RECIPE FILE. USE ONE OF THESE INSTEAD: KIC_DEV OR KIC_RETAIL		
	KIC_DEV	DEBUG VERSION OF KRAKEN		
	KIC_RETAIL	RETAIL VERSION OF KRAKEN	—	
В	MEM_FIXED	SETS V_MEMIO TO A FIXED VOLTAGE (NON-MARGINED). MUST BE USED IN CONJUNCTION WITH NOT MEM_MM	— l	
	MEM_MM			
	high_hin	ALLOWS V MEMIO TO BE MADGINED FOR MAN BOARDS MIST BE ISED IN CONTINCTION WITH NOT MEM FIYED	— ·	
	חאותודם	ALLOWS V_MEMIO TO BE MARGINED FOR M&M BOARDS. MUST BE USED IN CONJUNCTION WITH NOT MEM_FIXED CONTAINS DANTHER (SOC) RELATED DASSIVE/ACTIVE COMPONENTS	_	
	PANTHER SOC	CONTAINS PANTHER (SOC) RELATED PASSIVE/ACTIVE COMPONENTS	 	
	PANTHER_SOC	CONTAINS PANTHER (SOC) RELATED PASSIVE/ACTIVE COMPONENTS PANTHER SYSTEM-ON-CHIP (SOC)	 	
	PANTHER_SOC_LP	CONTAINS PANTHER (SOC) RELATED PASSIVE/ACTIVE COMPONENTS PANTHER SYSTEM-ON-CHIP (SOC) PANTHER SYSTEM-ON-CHIP (SOC) LOW POWER VERSION	 	
	PANTHER_SOC PANTHER_SOC_LP PCB_GI	CONTAINS PANTHER (SOC) RELATED PASSIVE/ACTIVE COMPONENTS PANTHER SYSTEM-ON-CHIP (SOC) PANTHER SYSTEM-ON-CHIP (SOC) LOW POWER VERSION FAB TYPE: GOLD		
	PANTHER_SOC_LP PCB_GI PCB_OSP	CONTAINS PANTHER (SOC) RELATED PASSIVE/ACTIVE COMPONENTS PANTHER SYSTEM-ON-CHIP (SOC) PANTHER SYSTEM-ON-CHIP (SOC) LOW POWER VERSION FAB TYPE: GOLD FAB TYPE: ORGANIC SOLDERABILITY PRESERVATIVE		
	PANTHER_SOC PANTHER_SOC_LP PCB_GI PCB_OSP RTC_RETAIL	CONTAINS PANTHER (SOC) RELATED PASSIVE/ACTIVE COMPONENTS PANTHER SYSTEM-ON-CHIP (SOC) PANTHER SYSTEM-ON-CHIP (SOC) LOW POWER VERSION FAB TYPE: GOLD FAB TYPE: ORGANIC SOLDERABILITY PRESERVATIVE RTC CIRCUIT IMPLEMENTATION FOR RETAIL BOARDS		
	PANTHER_SOC PANTHER_SOC_LP PCB_GI PCB_OSP RTC_RETAIL RTC_DEBUG	CONTAINS PANTHER (SOC) RELATED PASSIVE/ACTIVE COMPONENTS PANTHER SYSTEM-ON-CHIP (SOC) PANTHER SYSTEM-ON-CHIP (SOC) LOW POWER VERSION FAB TYPE: GOLD FAB TYPE: ORGANIC SOLDERABILITY PRESERVATIVE RTC CIRCUIT IMPLEMENTATION FOR RETAIL BOARDS RTC CIRCUIT IMPLEMENTATION FOR DEBUG BOARDS		
	PANTHER_SOC PANTHER_SOC_LP PCB_GI PCB_OSP RTC_RETAIL RTC_DEBUG SOC_BASE	CONTAINS PANTHER (SOC) RELATED PASSIVE/ACTIVE COMPONENTS PANTHER SYSTEM-ON-CHIP (SOC) PANTHER SYSTEM-ON-CHIP (SOC) LOW POWER VERSION FAB TYPE: GOLD FAB TYPE: ORGANIC SOLDERABILITY PRESERVATIVE RTC CIRCUIT IMPLEMENTATION FOR RETAIL BOARDS RTC CIRCUIT IMPLEMENTATION FOR DEBUG BOARDS DUMMY PLACE HOLDER FOR SOC		
	PANTHER_SOC PANTHER_SOC_LP PCB_GI PCB_OSP RTC_RETAIL RTC_DEBUG SOC_BASE VR_FIXED	CONTAINS PANTHER (SOC) RELATED PASSIVE/ACTIVE COMPONENTS PANTHER SYSTEM-ON-CHIP (SOC) PANTHER SYSTEM-ON-CHIP (SOC) LOW POWER VERSION FAB TYPE: GOLD FAB TYPE: ORGANIC SOLDERABILITY PRESERVATIVE RTC CIRCUIT IMPLEMENTATION FOR RETAIL BOARDS RTC CIRCUIT IMPLEMENTATION FOR DEBUG BOARDS DUMMY PLACE HOLDER FOR SOC SET ALL VRS TO FIXED VOLTAGES (NON-MARGINED). EXCLUDES V_MEMIO. MUST BE USED IN CONJUNCTION WITH NOT VR_MM		
	PANTHER_SOC PANTHER_SOC_LP PCB_GI PCB_OSP RTC_RETAIL RTC_DEBUG SOC_BASE VR_FIXED VR_MM	CONTAINS PANTHER (SOC) RELATED PASSIVE/ACTIVE COMPONENTS PANTHER SYSTEM-ON-CHIP (SOC) PANTHER SYSTEM-ON-CHIP (SOC) LOW POWER VERSION FAB TYPE: GOLD FAB TYPE: ORGANIC SOLDERABILITY PRESERVATIVE RTC CIRCUIT IMPLEMENTATION FOR RETAIL BOARDS RTC CIRCUIT IMPLEMENTATION FOR DEBUG BOARDS DUMMY PLACE HOLDER FOR SOC SET ALL VRS TO FIXED VOLTAGES (NON-MARGINED). EXCLUDES V_MEMIO. MUST BE USED IN CONJUNCTION WITH NOT VR_MM ALLOWS MOST VRS TO BE MARGINED FOR M&M BOARDS. EXCLUDES V_MEMIO. MUST BE USED IN CONJUNCTION WITH NOT VR_FIXED		
	PANTHER_SOC PANTHER_SOC_LP PCB_GI PCB_OSP RTC_RETAIL RTC_DEBUG SOC_BASE VR_FIXED	CONTAINS PANTHER (SOC) RELATED PASSIVE/ACTIVE COMPONENTS PANTHER SYSTEM-ON-CHIP (SOC) PANTHER SYSTEM-ON-CHIP (SOC) LOW POWER VERSION FAB TYPE: GOLD FAB TYPE: ORGANIC SOLDERABILITY PRESERVATIVE RTC CIRCUIT IMPLEMENTATION FOR RETAIL BOARDS RTC CIRCUIT IMPLEMENTATION FOR DEBUG BOARDS DUMMY PLACE HOLDER FOR SOC SET ALL VRS TO FIXED VOLTAGES (NON-MARGINED). EXCLUDES V_MEMIO. MUST BE USED IN CONJUNCTION WITH NOT VR_MM		