

GPU Programming with OpenMP Part 3: Memory accessing







Hans Henrik Brandenborg Sørensen


DTU Computing Center

DTU Compute

<hhbs@dtu.dk>








Overview




- GPU memory model
- Coalesced memory accesses
 - Adjacent in memory
 - Misaligned memory
 - Strided in memory
- Transpose example (cont.)
- Unified memory






	Register file
Size	256KB / SM
Speed	N/A






	Register file	L1 / local
Size	256KB / SM	Up to 164KB
Speed	N/A	>10TB/s aggr.





	Register file	L1 / local	Device / spill
Size	256KB / SM	Up to 164KB	16 – 80 GB
Speed	N/A	>10TB/s aggr.	1555 GB/s





	Register file	L1 / local	Device / spill	CPU "Host"
Size	256KB / SM	Up to 164KB	16 – 80 GB	192 – 768 GB
Speed	N/A	>10TB/s aggr.	1555 GB/s	< 8 –16 GB/s

Register memory limitations



Hardware limits

Query	Compute Capability				
	1.x (Tesla)	2.x (Fermi)	3.x (Kepler) – 8.x (Ampere)		
Max 32-bit registers per thread	128	63	255		
Max 32-bit registers per team	8192	32768	65536		

- If all registers are used we spill into device memory
 - Variables are quickly cached in L1 and still fast to use
- Avoid large / complicated code in offload regions!



Coalesced memory accesses




"Perhaps the single most important performance consideration in programming for CUDA-capable GPU architectures is the coalescing of global memory accesses.", CUDA Best Practices, ch. 6.2.1

Memory hierarchy



Recap from week 1 (now with GPUs)




 When memory is loaded/stored to global memory through L2 (and L1) it is moved in cache lines

Memory hierarchy



Recap from week 1 (now with GPUs)



- When memory is loaded/stored to global memory through L2 (and L1) it is moved in cache lines
 - □ L1 cache (192 KB per SM)
 - 128 B wide cache line transactions
 - □ L2 cache (40 MB) (everything comes through here)
 - 32 B wide cache line transactions




Coalesced access

Webster's: Coalesce = "to come together so as to form one whole".

- Coalesced access is where 32 adjacent threads in a team access sequentially adjacent 4 byte words (e.g. float or int values)
- □ Having coalesced accesses will reduce the number of cache lines moved and optimize memory performance




Aligned and adjacent access



- For a coalesced read/write within a warp, 4 transactions are required
- 100% memory bus utilization




Permuted access



- Within the same cache line accesses can be permuted between threads
- 100% memory bus utilization




Permuted access over 32 byte segments



- Permuted access within the 128 byte segments is ok!
- 100% memory bus utilization
- Must not cross 128 byte boundary



Misaligned access




```
void offsetCopy(float *dst, float *src, int n, int offset) {
    #pragma omp target teams loop is_device_ptr(dst, src)
    for (int i = offset; i < n; i++)
        dst[i] = src[i];
}</pre>
```

- □ If memory accesses are misaligned (offset) then parts of the cache line might be unused (shown in red)
- □ 5 transactions of total 160 bytes of which 128 bytes is required: 80% memory bus utilization




Strided access



- □ If memory accesses are strided then large parts of the cache line might be unused
- □ A stride of 2 causes 8 transactions: 50% memory bus utilization if the interleaved bytes are not used






□ A stride of >32 causes 32 transactions: ONLY 3.125% bus utilization! This corresponds to random access.

Example: Matrix in C




Row major storage

M _{0,0}	M _{1,0}	M _{2,0}	M _{3,0}
M _{0,1}	M _{1,1}	M _{2,1}	$M_{3,1}$
M _{0,2}	M _{1,2}	M _{2,2}	M _{3,2}
M _{0,3}	M _{1,3}	M _{2,3}	M _{3,3}



Example: Matrix in C







Example: Matrix in C



Access direction in Kernel code






From David Kirk/NVIDIA and Wen-mei W. Hwu




All accesses fall inside 128 byte cache line



- Single transaction
- □ 100% memory bus utilization



Misaligned or strided access



- □ If memory accesses are misaligned (offset) then parts of the cache line might be unused (shown in red)
- □ 2 transactions of total 256 bytes of which 128 bytes is required: 50% memory bus utilization
- Strided access has the same degradation as for L2



Transpose example

Transpose example



How well are we doing?

Version	v1 seq	v2 per row	v3 per elm	v4 warp
Time [ms]	10122	4.67	0.78	0.68

Transpose example



- How well are we doing?
 - Theoretical peak bandwidth = 1555 GB/s
 - □ Achieved bandwidth = 2 * N² * 8 / 10⁹ / runtime
 - Memory utilization: 100 % * (Achieved / Peak)

Version	v1 seq	v2 per row	v3 per elm	v4 warp
Time [ms]	10122	4.67	0.78	0.68
Memory utilization	< 0.01 %	10.5 %	62.2 %	72.3 %

Transpose example (v4 warp)



Why are we not doing better?

```
// OpenMP offload transpose using one warp per row
void transpose warp per row(double **A, double **At)
    #pragma omp target teams loop \
        num teams (N) thread limit (32)
    for (int i = 0; i < N; i++) {
        #pragma omp loop bind(parallel)
        for (int j = 0; j < N; j++)
            At[i][i] = A[i][i];
```


Transpose example (v4 warp)



Why are we not doing better?

```
// OpenMP offload transpose using one warp per row
void transpose warp per row(double **A, double **At)
    #pragma omp target teams loop \
        num teams (N) thread limit (32)
    for (int i = 0; i < N; i++) {
        #pragma omp(loop bind(parallel))
        for (int j = 0; j < N; j++)
            At[i][j] = A[j][i];
            Coalesced Strided
              writes reads
```





We read a tile from A into team private memory (coalesced) and write from team private memory to At (coalesced). Strides are in private memory.



```
// OpenMP offload transpose using one warp per tile and team local memory (TILE DIM is 16)
void transpose tiled(double **A, double **At)
    #pragma omp target teams loop bind(teams) collapse(2) is device ptr(A, At) \
        num teams((N/TILE DIM)*(N/TILE DIM)) thread limit(32)
    for (int ytile = 0; ytile < N; ytile += TILE DIM)</pre>
        for (int xtile = 0; xtile < N; xtile += TILE DIM) {</pre>
            double tile[TILE DIM][TILE DIM+1];
            #pragma omp allocate(tile) allocator(omp pteam mem alloc)
            #pragma omp loop bind(parallel) collapse(2)
            for (int y = 0; y < TILE DIM; y++)
                for (int x = 0; x < TILE DIM; x++) {
                    int jt = y + xtile;
                    int it = x + ytile;
                    tile[x][y] = A[jt][it];
            #pragma omp loop bind(parallel) collapse(2)
            for (int y = 0; y < TILE DIM; y++)
                for (int x = 0; x < TILE DIM; x++) {
                    int j = x + xtile;
                    int i = y + ytile;
                    At[i][j] = tile[y][x];
```



```
// OpenMP offload transpose using one warp per tile and team local memory (TILE DIM is 16)
void transpose tiled(double **A, double **At)
    #pragma omp target teams loop bind(teams) collapse(2) is device ptr(A, At) \
        num teams((N/TILE DIM)*(N/TILE DIM)) thread limit(32)
    for (int ytile = 0; ytile < N; ytile += TILE DIM)</pre>
        for (int xtile = 0; xtile < N; xtile += TILE DIM) {</pre>
            double tile[TILE DIM][TILE DIM+1];
            #pragma omp allocate(tile) allocator(omp pteam mom alloc)
            #pragma omp loop bind(parallel) collapse(2)
            for (int y = 0; y < TILE DIM; y++)
                for (int x = 0; x < TILE DIM; x++) {
                    int jt = y + xtile;
                    int it = x + ytile;
                    tile[x][y] = A[jt][it];
            #pragma omp loop bind(parallel) collapse(2)
            for (int y = 0; y < TILE DIM; y++)
                for (int x = 0; x < TILE DIM; x++) {
                    int j = x + xtile;
                    int i = y + ytile;
                    At[i][j] = tile[y][x];
```

Not currently supported in nvc++



```
// OpenACC offload transpose using one warp per tile and team local memory (TILE DIM is 16)
void transpose tiled(double **A, double **At)
    #pragma acc parallel loop gang collapse(2) deviceptr(A, At) \
        num gangs((N/TILE DIM)*(N/TILE DIM)) vector length(32)
    for (int ytile = 0; ytile < N; ytile += TILE DIM)</pre>
        for (int xtile = 0; xtile < N; xtile += TILE DIM) {</pre>
            double tile[TILE DIM][TILE DIM+1];
            #pragma acc cache(tile)
            #pragma acc loop vector collapse(2)
            for (int y = 0; y < TILE DIM; y++)
                for (int x = 0; x < TILE DIM; x++) {
                    int jt = y + xtile;
                    int it = x + ytile;
                    tile[x][y] = A[jt][it];
            #pragma acc loop vector collapse(2)
            for (int y = 0; y < TILE DIM; y++)
                for (int x = 0; x < TILE DIM; x++) {
                    int j = x + xtile;
                    int i = y + ytile;
                    At[i][j] = tile[y][x];
```




Name		ΥZ	lockX	В.		idXYZ	. Gr	Avg (ns) .	Instances	Total Time (ns)	Time (%)
Z30transpose team private 103 gpuPPdS0 l	 Z30t	1	1	32	1	1	65535	583.592.0	100	58,359,203	99.7
nvkernelZ13malloc_2d_deviiPPd_F1L45_2 d_F1I	_							•	2	277,119	0.3

Version	v1 seq	v2 per row	v3 per elm	v4 warp	t5 tiled acc
Time [ms]	10122	4.67	0.78	0.68	0.58
Memory utilization	< 0.01 %	10.5 %	62.2 %	72.3 %	84.8 %







- Runtime creates a pool of managed memory that is shared between the CPU and GPU
- Managed memory is accessible on CPU and GPU from program using the same unique C pointer
- A true "virtual memory" divided into pages
- Data automatically migrates to CPU and GPU



Advantages

- Ease of programming
- □ Data is migrated on demand no memCpys
 - Offers the performance of local data on the GPU
 - while providing the ease of use of globally shared data
- □ Very efficient with complex data structures (e.g. linked lists, structures with pointers, ...)

Disadvantages

- □ The physical location of data is invisible to the programmer and may be changed at any time
- □ Carefully tuned OpenMP programs that efficiently overlap execution with data transfers may perform better

OpenMP offload syntax



Not currently

supported in nvc++

Syntax C/C++:

```
#pragma omp requires [clause]
```

- Clause can be
 - □ reverse offload
 - ☐ unified address
 - ☐ unified shared memory
 - □ atomic_default_mem_order(seq_cst | acq_rel | rel axed)
 - □ dynamic allocators
- Standalone declarative directive that specifies the features that a compiler must provide in order for the code to compile and execute correctly



- unified_address
 - □ A pointer will always refer to the same location in memory from all devices accessible through OpenMP
 - Makes the is_device_ptr clause not necessary for device pointers to be translated in target regions
- unified_shared_memory
 - Memory in the device data environment of any device visible to OpenMP, including but not limited to the host, is considered part of the device data environment of all devices
 - Makes the map clause optional on target constructs and the declare target directive optional



- □ nvc++: "The requires directive has limited support.

 The requirement clause unified_address is accepted; unified_shared_memory is accepted in unified memory mode" (-gpu=managed)"
- Note: Using managed memory (-gpu=managed) makes it impossible to measure transfer times and execution times separately (don't use it in this course!)



End of lecture