


Arquitectura PCIe

Prof. Jorge Soto

IE-0523 Circuitos Digitales II


Peripheral Component Interface



<https://www.passmark.com/support/pcie-test-card-faq.htm>


[https://www.bhphotovideo.com/c/product/884564-REG/MOTU 9200 PCIe 424 Card Card.html](https://www.bhphotovideo.com/c/product/884564-REG/MOTU_9200_PClE_424_Card_Card.html)

Enlace PCIe*



Ejemplo de topología*

Figure 1-2: 33 MHz PCI Bus Based Platform



* PCI Express® System Architecture; Budruk, Anderson y Shanley; MindShare, Inc.; 2008

Figure 1-5: PCI Transaction Model


The diagram illustrates a computer system architecture with the following components and connections:

- Processor:** Connected to the North Bridge via the **FSB** (Front Side Bus).
- North Bridge (Intel 440):**
 - Connected to the Processor via **1) Programmed IO**.
 - Connected to **GFX** (Graphics) via **AGP 2x**.
 - Connected to **SDRAM** (System Memory).
 - Connected to the South Bridge via the **PCI-33MHz** bus.
 - Connected to **Ethernet** and **SCSI** controllers via **2) DMA** and **3) Peer-to-Peer** paths.
- South Bridge:**
 - Connected to **CD** (Compact Disc) and **HDD** (Hard Disk Drive) via **IDE**.
 - Connected to **USB** (Universal Serial Bus).
 - Connected to **ISA** (Industry Standard Architecture) bus.
 - Connected to **Boot ROM**, **Modem Chip**, **Audio Chip**, and **Super IO** via **ISA**.
- Other Components:**
 - Slots:** Represented by a series of vertical bars on the right side of the diagram.
 - Super IO:** Includes **COM1** and **COM2** serial ports, a keyboard, a mouse, and a floppy disk drive.

* PCI Express® System Architecture; Budruk, Anderson y Shanley; MindShare, Inc.; 2008

Arbitraje en PCI*

Figure 1-6: PCI Bus Arbitration



↕ Arbitraje utilizando señales REQ(↑) y GNT(↓)

* PCI Express® System Architecture; Budruk, Anderson y Shanley; MindShare, Inc.; 2008

Ejemplo topología PCIe

Figure 1-22: PCI Express Topology





Diagrama de capas PCIE

Figure 2-11: TLP Origin and Destination



Núcleo del dispositivo / Capa de Software (Device Core / Software Layer)

- Núcleo o cerebro del dispositivo.
- No está presente en el estándar ya que está por encima de la capa de transacción.
- Es el destino o la fuente de peticiones, con información como: tipo de transacción, dirección, cantidad de datos, entre otros.
- Comunicación en RX y TX con la capa de transacción.

Transacciones TLP

- Tipos:
 - Memoria
 - Entrada y salida (IO)
 - Configuración
 - Mensajes
- Transacción: combinación de paquete de solicitud (Request) y terminación (Completion)
- Transacción tipo “Non-posted”: Espera respuesta
- Transacción tipo “Posted”: No espera respuesta (Se revisa con protocolo Ack/Nak en DLL)

Tipos de peticiones

Table 2-1: PCI Express Non-Posted and Posted Transactions

Transaction Type	Non-Posted or Posted
Memory Read	Non-Posted
Memory Write	Posted
Memory Read Lock	Non-Posted
IO Read	Non-Posted
IO Write	Non-Posted
Configuration Read (Type 0 and Type 1)	Non-Posted
Configuration Write (Type 0 and Type 1)	Non-Posted
Message	Posted

* PCI Express® System Architecture; Budruk, Anderson y Shanley; MindShare, Inc.; 2008

Tipos de transacciones TLP

Table 2-2: PCI Express TLP Packet Types

TLP Packet Types	Abbreviated Name
Memory Read Request	MRd
Memory Read Request - Locked access	MRdLk
Memory Write Request	MWr
IO Read	IORd
IO Write	IOWr
Configuration Read (Type 0 and Type 1)	CfgRd0, CfgRd1
Configuration Write (Type 0 and Type 1)	CfgWr0, CfgWr1
Message Request without Data	Msg
Message Request with Data	MsgD
Completion without Data	Cpl
Completion with Data	CplD
Completion without Data - associated with Locked Memory Read Requests	CplLk
Completion with Data - associated with Locked Memory Read Requests	CplDLk

* PCI Express® System Architecture; Budruk, Anderson y Shanley; MindShare, Inc.; 2008

Capa de Enlace de Datos (Data Link Layer)


- Transmisión (codificación) y recepción (decodificación) de paquetes DLLP.
- Detección y corrección de errores mediante el protocolo Ack/Nak.

Capa Física (PHY) (Physical Layer)

- Creación y recepción de paquetes tipo “Ordered-Set”.
- Transmisión y recepción de paquetes TLP y DLLP.
- Contiene la máquina de estados de entrenamiento y estado del enlace (LTSSM).


Diagrama de capas PCIe

Figure 14-1: Link Training and Status State Machine Location




Ensamblaje de transacción TLP

Figure 2-12: TLP Assembly




Desensamblaje de transacción TLP

Figure 2-13: TLP Disassembly




Lectura de Memoria por CPU

Figure 2-6: Non-Posted Memory Read Originated by CPU and Targeting an Endpoint




Lectura de Memoria por punto terminal

Figure 2-7: Non-Posted Memory Read Originated by Endpoint and Targeting Memory




Escritura de Memoria por CPU

Figure 2-9: Memory Write Transaction Originated by CPU, Targeting Endpoint



Calidad de Servicio (QoS)


Figure 2-22: Example Showing QoS Capability of PCI Express



* PCI Express® System Architecture; Budruk, Anderson y Shanley; MindShare, Inc.; 2008

Clases de Tráfico y Canales Virtuales

Figure 2-23: TC Numbers and VC Buffers



Control de Flujo (FC)

Figure 2-21: Flow Control Process

