
# Lab assigment 05 - Counter

## Prep. task - Table with calculated values

Time interval	Number of clk periods	Number of clk periods in hex	Number of clk periods in binary
2 ms	200 000	x"3_0d40"	b"0011_0000_1101_0100_0000"
4 ms	400 000	x"6_1a80"	b"0110_0001_1010_1000_0000"
10 ms	1 000 000	x"f_4240"	b"1111_0100_0010_0100_0000"
250 ms	25 000 000	x"17d_7840"	b"0001_0111_1101_0111_1000_0100_0000"
500 ms	50 000 000	x"2fa_f080"	b"0010_1111_1010_1111_0000_1000_0000"
1 sec	100 000 000	x"5F5_E100"	b"0101_1111_0101_1110_0001_0000_0000"

## Prep. task - Figure with connection of push buttons on Nexys A7 board



### **Bidirectional counter**

Listing of VHDL code of the process p\_cnt\_up\_down with syntax highlighting

```
p_cnt_up_down : process(clk)
   begin
        if rising_edge(clk) then
            if (reset = '1') then
                                                 -- Synchronous reset
                s_cnt_local <= (others => '0'); -- Clear all bits
            elsif (en_i = '1') then
                                        -- Test if counter is enabled
                -- TEST COUNTER DIRECTION HERE
            if(cnt up i = '1') then
                s_cnt_local <= s_cnt_local + 1;</pre>
                s_cnt_local <= s_cnt_local -1;</pre>
            end if;
            end if:
        end if;
    end process p_cnt_up_down;
```

Listing of VHDL reset and stimulus processes from testbench file tb\_cnt\_up\_down.vhd with syntax highlighting and reports

#### Reset code

#### Stimulus code

```
p_stimulus : process
   begin
        report "Stimulus process started" severity note;
                <= '1';
        s_en
                                       -- Enable counting
        s_cnt_up <= '1';
        wait for 380 ns;
                                       -- Change counter direction
        s_cnt_up <= '0';
        wait for 220 ns;
              <= '0';
                                        -- Disable counting
        report "Stimulus process finished" severity note;
        wait;
    end process p_stimulus;
```

### Screenshot with simulated time waveforms



## Top level

Listing of VHDL code from source file top.vhd with all instantiations for the 4-bit bidirectional counter

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.numeric_std.all;
entity top is
    Port (
          CLK100MHZ : in STD_LOGIC;
          BTNC : in STD_LOGIC;
                    : in STD_LOGIC_VECTOR (0 downto 0);
          LED
                   : out STD_LOGIC_VECTOR (3 downto 0);
                    : out STD_LOGIC;
          CB
                   : out STD_LOGIC;
                   : out STD_LOGIC;
          CC
          CD
                   : out STD_LOGIC;
                   : out STD_LOGIC;
          CE
                    : out STD_LOGIC;
```

```
: out STD_LOGIC;
                     : out STD_LOGIC_VECTOR (7 downto 0));
end top;
architecture Behavioral of top is
       signal s_en : std_logic;
        signal s_cnt : std_logic_vector(4 - 1 downto 0);
    clk_en0 : entity work.clock_enable
            generic map(
               g_MAX => 2500000
            )
            port map (
            clk => CLK100MHZ,
            reset => BTNC,
            ce_o => s_en
            );
    bin_cnt0 : entity work.cnt_up_down
            generic map (
            g_CNT_WIDTH => 4
            )
            port map (
            clk => CLK100MHZ,
            reset => BTNC,
            en_i \Rightarrow s_en,
            cnt_up_i \Rightarrow SW(0),
            cnt_o => s_cnt
            );
    -- Display input value on LEDs
    LED(3 downto 0) <= s_cnt;</pre>
    -----
    -- Instance (copy) of hex_7seg entity
    hex2seg : entity work.hex_7seg
        port map(
           hex_i
                    => s_cnt,
            seg_o(6) \Rightarrow CA,
            seg_o(5) \Rightarrow CB
            seg_o(4) \Rightarrow CC,
            seg_o(3) \Rightarrow CD,
            seg_o(2) \Rightarrow CE,
            seg_o(1) \Rightarrow CF,
            seg_o(0) => CG
       );
    -- Connect one common anode to 3.3V
    AN <= b"1111_1110";
end Behavioral;
```

Image of the top layer including both counters, ie a 4-bit bidirectional counter and a 16-bit counter with a 10 ms time base

