Lab assigment 07 - Flip-Flops

Prep. task -

Characteristic equations

```
------
--D flip-flop:
q_(n+1) = d
------
--JK flip-flop:
q_(n+1) = j * (not q_n) + (not k) * q_n
-----
--T flip-flop:
q_(n+1) = t * (not q_n) + (not t) * q_n
```

Completed tables for D, JK, T flip-flops

D	Qn	Q(n+1)	Comments
0	0	0	No change
0	1	0	Change
1	1	1	No change
1	0	1	Change

J	K	Qn	Q(n+1)	Comments
0	0	0	0	No change
0	0	1	1	No change
0	1	0	0	Reset
0	1	1	0	Reset
1	0	0	1	Set
1	0	1	1	Set
1	1	0	1	Toggle

J	K	Qn	Q(n+1)	Comments
1	1	1	0	Toggle

Т	Qn	Q(n+1)	Comments
0	0	0	No change
0	1	1	No change
1	0	1	Toggle
1	1	0	Toggle

D latch


VHDL code listing of the process p_d_latch with syntax highlighting

Listing of VHDL reset and stimulus processes from the testbench tb_d_latch.vhd file with syntax highlighting and asserts

```
s d
        <= '1';
    wait for 20 ns;
    s_d
         <= '0';
    wait for 20 ns;
    assert (s_q = '1' and s_q_bar = '0') report "EMPTY SEQUENCE ERROR" severity
error;
    --sequence with enable active
    -----
    s_en <= '1'; --enabled</pre>
    _____
    s_d <= '1';
    wait for 20 ns;
    -----
    s_en <= '1'; --enabled
    -----
    s_d <= '0';
    wait for 20 ns;
    -----
    s_en <= '1'; --enabled
    -----
    s d <= '1';
    wait for 20 ns;
    -----
    s_en <= '1'; --enabled
    -----
    s_d <= '0';
    wait for 20 ns;
    assert (s q = '1' and s q bar = '0') report "ENABLE SEQUENCE ERROR" severity
error;
    --sequence with enable and reset active
    s_en <= '1';
                  --enabled
    -----
    s arst <= '1'; --reset
    s_d <= '1';
    wait for 20 ns;
    -----
    s_en <= '1'; --enabled
    -----
    s_arst <= '1';
                   --reset
    s d <= '0';
    wait for 20 ns;
    _____
    s_en <= '1'; --enabled
    -----
    s_arst <= '1';
                  --reset
    s_d <= '1';
    wait for 20 ns;
    -----
    s_en <= '1'; --enabled
    _____
```

```
s_arst <= '1';
                      --reset
    s d <= '0';
    wait for 20 ns;
                    --enabled
    s_en <= '0';
    -----
    s_arst <= '1';
                     --reset
    s_d <= '1';
    wait for 20 ns;
    -----
    s_en <= '1';
                     --enabled
    _____
    s_arst <= '0';
                     --reset
    s d <= '1';
    wait for 20 ns;
    assert (s_q = '1' and s_q_bar = '0') report "ENABLE AND RESET SEQUENCE ERROR"
severity error;
    wait;
```

Screenshot with simulated time waveforms - for D latch



Flip-flops


VHDL code listing of the processes with syntax highlighting

p_d_ff_arst - design process

tb_d_ff_arst - process from testbench

```
p_d_ff_arst :process
    begin
             <= '1';
        s_d
       wait for 20 ns;
        assert (s_q = '1' and s_q_{bar} = '0') report "ERROR - FIRST FLIP" severity
note;
        s_d <= '0';
       wait for 20 ns;
        assert (s_q = '0' and s_q_bar = '1') report "ERROR - FIRST FLIP" severity
note;
        s d
              <= '1';
       wait for 20 ns;
        assert (s_q = '1' and s_q_bar = '0') report "ERROR - 2. FLIP" severity
note;
              <= '0';
        s_d
       wait for 20 ns;
        assert (s_q = '0' and s_q_bar = '1') report "ERROR - 2. FLIP" severity
note;
        s_d
              <= '1';
       wait for 20 ns;
        assert (s_q = '1' and s_q_bar = '0') report "ERROR - 3. FLIP" severity
note;
              <= '0';
        s d
        wait for 20 ns;
        assert (s_q = '0' and s_q_{bar} = '1') report "ERROR - 3. FLIP" severity
note;
        s_d
             <= '1';
       wait for 20 ns;
        assert (s_q = '1' and s_q_bar = '0') report "ERROR - 4. FLIP" severity
note;
              <= '0';
        s_d
        wait for 20 ns;
        assert (s_q = '0' and s_q_bar = '1') report "ERROR - 4. FLIP" severity
note;
       wait;
   end process p_d_ff_arst;
```

Screenshot with simulated time waveforms - for D flip-flop (async reset)



p_d_ff_rst - design process

tb d ff rst - process from testbench

```
p_d_ff_rst : process
   begin
       s d <= '1';
       wait for 20 ns;
       assert (s_q = '1' and s_q_bar = '0') report "ERROR - FIRST FLIP" severity
note;
       s d <= '0';
       wait for 20 ns;
       assert (s_q = '0' and s_q_bar = '1') report "ERROR - FIRST FLIP" severity
note;
       s_d <= '1';
       wait for 20 ns;
       assert (s_q = '1' and s_q_bar = '0') report "ERROR - 2. FLIP" severity
note;
       s d <= '0';
       wait for 20 ns;
       assert (s_q = '0' and s_q_bar = '1') report "ERROR - 2. FLIP" severity
note;
       s_d <= '1';
       wait for 20 ns;
       assert (s_q = '1' and s_q_bar = '0') report "ERROR - 3. FLIP" severity
note;
       s_d <= '0';
       wait for 20 ns;
       assert (s_q = '0' and s_q_{bar} = '1') report "ERROR - 3. FLIP" severity
```


```
note;

s_d <= '1';
    wait for 20 ns;
    assert (s_q = '1' and s_q_bar = '0') report "ERROR - 4. FLIP" severity
note;

s_d <= '0';
    wait for 20 ns;
    assert (s_q = '0' and s_q_bar = '1') report "ERROR - 4. FLIP" severity
note;

wait;
end process p d ff rst;</pre>
```

Screenshot with simulated time waveforms - for D flip-flop (sync reset)



p_jk_ff_rst - design process

```
p_jk_ff_rst : process(clk)
      begin
          if rising_edge(clk) then
              if (rst = '1') then
                           <= '0';
                  s_q
                  s_q_bar
                             <= '1';
              else
                  if (j = '0') and k = '0') then
                      s_q <= s_q;
                      s_q_bar <= s_q_bar;</pre>
                  elsif (j = '0') and k = '1') then
                      s_q <= '0';
                      s_q_bar <= '1';</pre>
                  elsif (j = '1') and k = '0') then
                      s_q <= '1';
                      s_q_bar <= '0';
```

tb_jk_ff_rst - process from testbench

```
p_jk_ff_rst :process
   begin
        s_j <= '1';
        s_k <= '0';
       wait for 10ns;
        assert (s_q = '1' and s_q_{bar} = '0') report "FIRST SET ERROR" severity
error;
        s_j <= '1';
        s_k <= '1';
       wait for 10ns;
        assert (s_q = '0' and s_q_bar = '1') report "FIRST TOGGLE ERROR" severity
error;
        s_j <= '0';
        s_k <= '1';
       wait for 10ns;
       assert (s_q = '0' and s_q_bar = '1') report "FIRST RESET ERROR" severity
error;
        s_j <= '1';
        s_k <= '1';
       wait for 10ns;
       assert (s_q = '1' and s_q_bar = '0') report "2. TOGGLE ERROR - acceptable"
severity error; --error reported because reset is active
        s_j <= '0';
        s_k <= '1';
       wait for 10ns;
        assert (s_q = '0' and s_q_bar = '1') report "2. RESET ERROR" severity
error;
        s_j <= '1';
        s_k <= '1';
       wait for 10ns;
        assert (s_q = '1' and s_q_bar = '0') report "3. TOGGLE ERROR" severity
```


```
error;

s_j <= '1';
s_k <= '1';
wait for 10ns;
assert (s_q = '0' and s_q_bar = '1') report "4. TOGGLE ERROR" severity
error;

s_j <= '1';
s_k <= '0';
wait for 10ns;
assert (s_q = '1' and s_q_bar = '0') report "2. SET ERROR" severity error;
wait;

end process p_jk_ff_rst;</pre>
```

Screenshot with simulated time waveforms - for JK flip-flop (sync reset)



p t ff rst - design process

```
p_t_ff_rst : process(clk)
    begin
        if rising_edge(clk) then
            if (rst = '1') then
                           <= '0';
                s q
                s_q_bar <= '1';</pre>
             else
                if (t = '0') then
                    s_q <= s_q;
                    s_q_bar <= s_q_bar;</pre>
                else
                    s_q \leftarrow not s_q;
                    s_q_bar <= not s_q_bar;</pre>
                end if;
             end if;
```


```
end if;
end process p_t_ff_rst;
```

tb_t_ff_rst - process from testbench

```
p_t_ff_arst : process
   begin
        s_t <= '1';
       wait for 10ns;
        assert (s_q = '0' and s_q_bar = '1') report "FIRST TOGGLE ERROR" severity
error; -- reset active
        s_t <= '0';
       wait for 10ns;
        assert (s_q = '0' and s_q_{bar} = '1') report "FIRST NO CHANGE ERROR"
severity error; -- reset was active
        s_t <= '1';
        wait for 10ns;
        assert (s_q = '1' and s_q_bar = '0') report "2. TOGGLE ERROR" severity
error;
        s_t <= '1';
        wait for 10ns;
        assert (s_q = '0' and s_q_bar = '1') report "3. TOGGLE ERROR" severity
error;
        s_t <= '0';
        wait for 10ns;
        assert (s_q = '0' and s_q_{bar} = '1') report "2. NO CHANGE ERROR" severity
error;
        s_t <= '1';
        wait for 10ns;
        assert (s_q = '1' and s_q_bar = '0') report "4. TOGGLE ERROR" severity
error;
        s_t <= '0';
        wait for 10ns;
        assert (s_q = '1' and s_q_{bar} = '0') report "3. NO CHANGE ERROR" severity
error;
       wait;
        s_t <= '0';
        wait for 10ns;
        assert (s_q = '1' and s_q_{bar} = '0') report "4. NO CHANGE ERROR" severity
error;
```

```
s_t <= '1';
    wait for 10ns;
    assert (s_q = '0' and s_q_bar = '1') report "5. TOGGLE ERROR" severity
error;
end process p_t_ff_arst;</pre>
```

Screenshot with simulated time waveforms - for T flip-flop (sync reset)



Listing of VHDL clock and reset from the testbench files with syntax highlighting

Clock (is same in every file)

Reset (is same in every file, except tb_t_ff_rst.vhd - is shown separately)

```
p_reset_gen : process

begin

    s_arst <= '0';
    wait for 20 ns;
    s_arst <= '1';
    wait for 30 ns;
    s_arst <= '0';
    wait;
end process p_reset_gen;</pre>
```

Reset for tb_t_ff_rst.vhd

```
p_reset_gen : process

begin

    s_rst <= '0';
    wait for 1 ns;
    s_rst <= '1';
    wait for 10 ns;
    s_rst <= '0';
    wait;
end process p_reset_gen;</pre>
```

Shift register

Image of the shift register schematic

