
Lab assigment 04 - Segment

Prep. task - Decoder truth table for common anode 7-segment display

Hex	Inputs	Α	В	С	D	E	F	G
0	0000	0	0	0	0	0	0	1
1	0001	1	0	0	1	1	1	1
2	0010	0	0	1	0	0	1	0
3	0011	0	0	0	0	1	1	0
4	0100	1	0	0	1	1	0	0
5	0101	0	1	0	0	1	0	0
6	0110	0	1	0	0	0	0	0
7	0111	0	0	1	1	1	1	1
8	1000	0	0	0	0	0	0	0
9	1001	0	0	0	0	1	0	0
А	1010	0	0	0	1	0	0	0
b	1011	1	1	0	0	0	0	0
С	1100	0	1	1	0	0	0	1
d	1101	1	0	0	0	0	1	0
Е	1110	0	1	1	0	0	0	0
F	1111	0	1	1	1	0	0	0

Prep. task - Schematic with connection of 7-segment displays on Nexys A7 board



Listing of VHDL architecture from source file hex_7seg.vhd with syntax highlighting

```
architecture Behavioral of hex_7seg is
begin
    p_7seg_decoder : process(hex_i)
    begin
        case hex_i is
        when "0000" =>
```

```
seg o <= "0000001"; -- 0
           when "0001" =>
              seg_o <= "1001111"; -- 1
           when "0010" =>
              seg_o <= "0010010"; -- 2
           when "0011" =>
              seg_o <= "0000110"; -- 3
           when "0100" =>
              seg_o <= "1001100"; -- 4
           when "0101" =>
              seg_o <= "0100100"; -- 5
           when "0110" =>
              seg_o <= "0100000"; -- 6
           when "0111" =>
              seg_o <= "0011111"; -- 7
           when "1000" =>
              seg_o <= "0000000"; -- 8
           when "1001" =>
              seg_o <= "0000100"; -- 9
           when "1010" =>
              seg_o <= "0001000"; -- A
           when "1011" =>
              seg o <= "1100000"; -- b
           when "1100" =>
              seg_o <= "0110001"; -- C
           when "1101" =>
              seg_o <= "1000010"; -- d
           when "1110" =>
              seg_o <= "0110000"; -- E
           when others =>
              seg_o <= "0111000"; -- F
       end case;
   end process p_7seg_decoder;
end Behavioral;
```


Listing of VHDL stimulus process from testbench file tb_hex_7seg.vhd with syntax highlighting and asserts

```
p_7seg_decoder : process
    begin
    s_hex <= "0000";
    wait for 100 ns;
    assert (s_seg = "0000001")
    report "Simulation unsucessful for input: 0" severity error;</pre>
```

```
s_hex <= "0001";
wait for 100 ns;
assert (s_seg = "1001111")
report "Simulation unsucessful for input: 1" severity error;
s_hex <= "0010";
wait for 100 ns;
assert (s_seg = "0010010")
report "Simulation unsucessful for input: 2" severity error;
s_hex <= "0011";
wait for 100 ns;
assert (s_seg = "0000110")
report "Simulation unsucessful for input: 3" severity error;
s_hex <= "0100";
wait for 100 ns;
assert (s_seg = "1001100")
report "Simulation unsucessful for input: 4" severity error;
s_hex <= "0101";
wait for 100 ns;
assert (s seg = "0100100")
report "Simulation unsucessful for input: 5" severity error;
s_hex <= "0110";
wait for 100 ns;
assert (s_seg = "0100000")
report "Simulation unsucessful for input: 6" severity error;
s_hex <= "0111";
wait for 100 ns;
assert (s seg = "0001111")
report "Simulation unsucessful for input: 7" severity error;
s hex <= "1000";
wait for 100 ns;
assert (s_seg = "0000000")
report "Simulation unsucessful for input: 8" severity error;
s_hex <= "1001";
wait for 100 ns;
assert (s_seg = "0000100")
report "Simulation unsucessful for input: 9" severity error;
s_hex <= "1010";
wait for 100 ns;
assert (s_seg = "0001000")
report "Simulation unsucessful for input: 10" severity error;
```

```
s_hex <= "1011";
    wait for 100 ns;
    assert (s_seg = "1100000")
    report "Simulation unsucessful for input: 11" severity error;
    s_hex <= "1100";
   wait for 100 ns;
    assert (s_seg = "0110001")
    report "Simulation unsucessful for input: 12" severity error;
    s hex <= "1101";
   wait for 100 ns;
    assert (s_seg = "1000010")
    report "Simulation unsucessful for input: 13" severity error;
    s_hex <= "1110";
    wait for 100 ns;
    assert (s_seg = "0110000")
    report "Simulation unsucessful for input: 14" severity error;
    s_hex <= "1111";
   wait for 100 ns;
    assert (s_seg = "0111000")
    report "Simulation unsucessful for input: 15" severity error;
   wait;
end process p_7seg_decoder;
```

Screenshot with simulated time waveforms



Listing of VHDL code from source file top.vhd with 7-segment module instantiation

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
entity top is
    Port (
          SW : in STD_LOGIC_VECTOR (3 downto 0);
```

```
LED: out STD LOGIC VECTOR (7 downto 0);
            CA : out STD LOGIC;
            CB : out STD_LOGIC;
            CC : out STD_LOGIC;
            CD : out STD_LOGIC;
            CE : out STD_LOGIC;
            CF : out STD_LOGIC;
            CG : out STD_LOGIC;
            AN : out STD_LOGIC_VECTOR (7 downto 0));
end top;
architecture Behavioral of top is
begin
    -- Instance (copy) of hex 7seg entity
    hex2seg : entity work.hex_7seg
         port map(
             hex i
                     => SW,
             seg_o(6) \Rightarrow CA,
             seg_o(5) \Rightarrow CB,
             seg_o(4) \Rightarrow CC,
             seg_o(3) \Rightarrow CD,
             seg o(2) \Rightarrow CE,
             seg_o(1) \Rightarrow CF
             seg_o(0) \Rightarrow CG
         );
    -- Connect one common anode to 3.3V
    AN <= b"1111 0111";
    -- Display input value
    LED(3 downto 0) <= SW;
    -- Turn LED(4) on if input value is equal to 0, ie "0000"
    LED (4) <= '1' when (SW = "0000") else '0';
    -- Turn LED(5) on if input value is greater than 9
    LED (5) \leftarrow '1' when (unsigned(SW) \rightarrow 9) else '0';
    -- Turn LED(6) on if input value is odd, ie 1, 3, 5, ...
    LED (6) \leftarrow '1' when (unsigned(SW) mod 2 = 1) else '0';
    -- Turn LED(7) on if input value is a power of two, ie 1, 2, 4, or 8
    LED (7) \leftarrow 1' when (SW = 0001" \text{ or } SW = 0010" \text{ or } SW = 0100" \text{ or } SW = 1000")
else '0';
end Behavioral;
```

Truth table for LEDs(7:4)

Hex	Inputs	LED4	LED5	LED6	LED7
0	0000	1	0	0	0
1	0001	0	0	1	1
2	0010	0	0	0	1
3	0011	0	0	1	0
4	0100	0	0	0	1
5	0101	0	0	1	0
6	0110	0	0	0	0
7	0111	0	0	1	0
8	1000	0	0	0	1
9	1001	0	0	1	0
А	1010	0	1	0	0
b	1011	0	1	1	0
С	1100	0	1	0	0
d	1101	0	1	1	0
Е	1110	0	1	0	0
F	1111	0	1	1	0

Listing of VHDL code for LEDs(7:4) with syntax highlighting

```
-- Turn LED(4) on if input value is equal to 0, ie "0000"

LED (4) <= '1' when (SW = "0000") else '0';

-- Turn LED(5) on if input value is greater than 9

LED (5) <= '1' when (unsigned(SW) > 9) else '0';

-- Turn LED(6) on if input value is odd, ie 1, 3, 5, ...

LED (6) <= '1' when (unsigned(SW) mod 2 = 1) else '0';

-- Turn LED(7) on if input value is a power of two, ie 1, 2, 4, or 8
```

```
LED (7) \leftarrow '1' when (SW = "0001" or SW = "0010" or SW = "0100" or SW = "1000") else '0';
```

Screenshot with simulated time waveforms

