How to Disassemble (aka Hack) MSP430 Machine Code

To decode an instruction:

- 1. Begin with a "PC" pointing to the first word of instruction in program memory. (Must be on word boundary.)
- 2. Retrieve first word (16 bits) of instruction from memory and increment PC by 2.
- 3. Lookup the corresponding instruction mnemonic using the opcode (most significant 4/6/9 bits) as an index into Table 3, 4, or 5. List the opcode mnemonic string.
- 4. If single or double operand instruction, append ".w" or ".b" to the opcode string (bit 6 = b/w, 0=word, 1=byte).
- 5. If double operand instruction (Table 5), decode and list source operand (Table 1).
- 6. If single or double operand instruction (Tables 3 and 5), decode and list destination operand (Table 2).
- 7. If jump instruction (Table 4), list the destination address given by sign extending the 10-bit PC offset (bits 0-9), multiplying by 2, and adding the result to the current PC.

To decode an operand:

- 1. To decode a source operand (single/double operand instructions):
 - a. Decode the addressing mode from the "**As**" bits (00=register, 01=indexed, 10=indirect, or 11=indirect auto-increment) and source register from the "S-Reg" bits.
 - b. If "@R2", "@R2+", "R3", "x(R3)", "@R3", or "@R3+", list appropriate constant preceded by pound sign (ie #1).
 - c. Else if "**x(R0)**", change to symbolic mode, retrieve index (next code word), add index word to PC, increment PC, and list that address as operand (ie. 0x8023).
 - d. Else if "x(R2)", change to absolute mode, retrieve address (next code word), increment PC, and list address preceded by an ampersand symbol (ie. &addr).
 - e. Else if "@PC+", change to immediate mode, retrieve immediate value (next code word), increment PC, and list immediate value preceded by the pound symbol (ie. #100).
 - f. Else if **register mode**, list register (ie. R*n*).
 - g. Else if **indexed mode**, retrieve index (next code word), increment PC, and list index followed by the register in parentheses (ie. 0x0200(R4)).
 - h. Else if **indirect mode**, list the register preceded by an @ symbol (ie. @R4).
 - i. Else **indirect auto-increment mode**, list the register preceded by an @ symbol and followed by a plus symbol (ie. @R4+).
- To decode a destination operand (double operand instructions only), use the "Ad" bit and the destination register bits.
 Follow the same steps as for the source operand (except there will only be register and indexed modes no
 constants, immediate, or indirect modes).

Table 1. Source Addressing Modes (As)

Address Mode	*As	Registers	Syntax	Operation								
Register	00	R0-R2, R4-R15	R <i>n</i>	Register Contents.								
0	00	R3	#0	0 Constant								
Symbolic	01	R0	addr	(PC+next word) points to operand. (x(PC))								
Indexed	01	R1, R4-R15	<i>x</i> (R <i>n</i>)	(Rn+x) points to operand. x is next code word.								
Absolute	01	R2	&addr	Next code word is the absolute address. (x(SR))								
+1	01	R3	#1	+1 Constant								
Indirect	10	R0-R1,R4-R15	@R <i>n</i>	Rn points to operand.								
+4	10	R2	#4	+4 Constant								
+2	10	R3	#2	+2 Constant								
Immediate	11	R0	#N	Next word is the constant N. (@PC+)								
Indirect auto-inc	11	R1,R4-R15	@R <i>n</i> +	Rn points to operand, Rn is incremented (1 or 2).								
+8	11	R2	#8	+8 Constant								
-1	11	R3	#-1	-1 Constant								

^{*}Bits 4 and 5 in Single (Table 3) and Double (Table 5) Operand Instructions

Table 2. Destination Addressing Modes (Ad)

Address Mode	*Ad	Registers	Syntax	Operation							
Register	0	R0-R2, R4-R15	R <i>n</i>	Register Contents.							
0	0	R3	#0	Bit bucket							
Symbolic	1	R0	addr	(PC+next word) points to operand. (x(PC))							
Indexed	1	R1, R4-R15	<i>x</i> (R <i>n</i>)	(Rn+x) points to operand. x is next code word.							
Absolute	1	R2	&addr	Next code word is the absolute address. (x(SR))							

^{*}Bit 7 in (Table 5) Operand Instructions

CS 124 10/01/2013

Table 3. Singl	Table 3. Single Operand Instructions																														
15 14	1	3		12	2	•	11		10		ç	9 8			7			6		5		4		3		2		1	0		
					9- b	it (Оро	code)								k	o/w			As					D/S R	egi	ster			
Mnemonic			-	Оp	CO	de			,	/	N Z C Operation					Description															
RRC	0	0	0	1	0	0	0	0 0		•	•	•	•	C→MSB→LSI					B→C Roll dst right through								ugh C				
SWPB	0	0	0	1	0	0	0	0 1	Ι.	-		_	_	S	Swap bytes					Swap bytes											
RRA	0	0	0	1	0	0	0	1 0)	•	•	•	MSB→MSB→				→l	LSI	3→()			Ro	Roll destination right						
SXT	0	0	0	1	0	0	0	1 1)	•	•	z	bi	it 7→l	oit	8	.bit	. 15 Si							Sign extend destination					
PUSH	0	0	0	1	0	0	1	0 0) .	-	_	_	_	SI	P-2→	SP	, s	rc→	@5	SP				Pι	ısh	sou	urce on stack				
CALL	0	0	0	1	0	0	1	0 1	ŀ	-	_	_	_	S	P-2→	SP	, P	C+2	→(@SF	P , d	st→	PC	Sι	ubr	outin	e c	all			
RETI	0	0	0	1	0	0	1	1 (•	•	•	•	@	SP+-	→S	R,	@SI	P+-	→P()			Re	etui	rn fro	m i	nter	rupt		
Table 4 Jumr	Table 4. Jump Instructions																														
15 14		13	<u> </u>	1			11		10)		9		8	7			6		5		4		3		2		1	0		
6-bit Opcode										<u> </u>		_			0-b		's (ple	men	t P(fse			•					
· · · · · ·										С	De	scr	inti	on			,			•											
JNZ/JNE	0	0	1	0	0	0	_	T	_		C Description - Jump if not equal																				
JZ/JEQ	0	0	1	0	0	1	_	. † _	_	_	_																				
JNC/JLO	0	0	1	0	1	0	<u> </u>	. _			Jump if carry flag equal to zero																				
JC/JHS	0	0	1	0	1	1		. _		_	1 Jump if carry flag equal to one																				
JN	0	0	1	1	0	0	1_	. 1	١.	_	Jump if negative (N = 1)																				
JGE	0	0	1	1	0	1	•	•	١.	-	 Jump if greater than or equal (N = V) 																				
JL	0	0	1	1	1	0	•	•	١.	-	_	Jump if lower (N ≠ V)																			
JMP	0	0	1	1	1	1	-	-		-	_	Unconditional jump																			
Table 5 Dead																															
Table 5. Doub			<u>era</u>					ions				_	_		_			_		_				_		_					
15 14		3		12	<u>'</u>	_	11	0-	10	- D	,		3	3	7	. 1		6	5 4				3	1	2	'	1	0			
4-bit O								So			Ŭ	iste			Ad		ľ	o/w			As			D	est	inati	on I	Regis	ster		
Mnemonic		•	cod			<u>_</u>	N	Z	С	1		rati								escr	_										
MOV	0		_	0	_	-	_	-	_	1	src→dst Move source to destination																				
ADD	_	1	0			•	•	•	•	•	src+dst→dst Add source to destination																				
ADDC	_	1	4		Ŀ	<u> </u>	•	•	•	1	src+dst+C→dst Add src and C to dst																				
SUBC	0	-	+		Ŀ	<u> </u>	•	•	•	-	dst+.not.src+C→dst Subtract src and NOT C from dst																				
SUB	1			_	_	•	•	•	•	1-	dst+.not.src+1→dst Subtract source from destination																				
СМР	1	-	+	+	-	,	•	•	•	1	dst-src Compare source to destination																				
DADD	1	_	-	0	_)	•	•	•	-	src+dst+C→dst(dec) Decimal add src and C to dst																				
BIT	1	-	+	+	0)	•	•	Z	1	src.and.dst Test bits in destination																				
BIC	1	_	-	Ť	-	-	_	_	_	•					st→ds	st		_				s in c				<u> </u>					
BIS	1		4	+	_	-	_	_	_	1 -			st→									n de									
XOR	1	1	1	0	!	<u> </u>	•	•	Z	S	rc.	xor.dst→dst XOR source with destination																			

Status Register: • = bit affected, -= bit not affected, 0 = cleared, 1 = set, z = same as Z

Table 6. Source Operands Using Status (R2) and Constant Generator (R3) Registers

1 1 1 1 0 • • z src.and.dst→dst

Register	As	Addr Mode	Syntax	Constant	Remarks							
R2	00	Register	_	_	Register mode							
R2	01	x(R2)	addr	(0)	Absolute address mode, next word contains address							
R2	10	@R2	#4	0x0004	+4							
R2	11	@R2+	#8	0x0008	+8							
R3	00	R3	#0	0x0000	0							
R3	01	<i>x</i> (R3)	#1	0x0001	+1, No extension word							
R3	10	@R3	#2	0x0002	+2							
R3	11	@R3+	#-1	0xFFFF	-1							

AND source with destination

CS 124 10/01/2013