```
1
     -- Name: Capt Jeff Falkinburg
 3
   -- Date: Spring 2016
 4
     -- Course: ECE 281
    -- File: minority.vhd
 5
    -- HW: Lecture 13
 7
     -- Purp: Minority circuit - output is high if the minority of inputs
 8
             are high
9
     - -
10
    -- Doc: None
     -- Academic Integrity Statement: I certify that, while others may have
11
12
     -- assisted me in brain storming, debugging and validating this program,
13
     -- the program itself is my own work. I understand that submitting code
     -- which is the work of other individuals is a violation of the honor
14
     -- code. I also understand that if I knowingly give my original work to
15
    -- another individual is also a violation of the honor code.
16
17
                                  -- These lines are similar to a #include in C
18
     library IEEE;
    use IEEE.std_logic_1164.all;
19
20
    entity minority_v2 is
21
22
        port( a, b, c: in std logic;
23
                   f: out std logic);
24
    end minority v2;
25
26
     architecture Behavioral of minority v2 is
        signal ABC: std logic vector(2 downto 0);
27
28
    begin
29
       ABC <= a & b & c; -- Concatenation of signals into a vector
30
31
        f <= '1' when ABC = "000" else --Double quotes for std logic vectors
32
              '1' when ABC = "001" else
33
34
              '1' when ABC = "010" else
              '0' when ABC = "011" else
35
              '1' when ABC = "100" else
36
              '0' when ABC = "101" else
37
38
              '0' when ABC = "110" else
39
              '0'; -- for all others
        -- essentially an enumeration of a truth table
40
41
42
    end Behavioral;
```