```
-- Name: Capt Jeff Falkinburg
 2.
 3
     -- Date: Spring 2016
    -- Course: ECE 281
 4
 5
    -- File: ce2 ha structural.vhd
 6
     -- HW: Lecture 13
    -- Purp: Half Adder - Structural Implementation.
 7
 8
 9
    -- Doc: None
     -- Academic Integrity Statement: I certify that, while others may have
10
11
     -- assisted me in brain storming, debugging and validating this program,
     -- the program itself is my own work. I understand that submitting code
12
     -- which is the work of other individuals is a violation of the honor
13
     -- code. I also understand that if I knowingly give my original work to
14
    -- another individual is also a violation of the honor code.
15
     library IEEE;
                                   -- These lines are similar to a #include in C
17
     use IEEE.std logic_1164.all;
18
                                   -- Use these libraries if you are using primitive
19
     library unisim;
     components
20
     use unisim.vcomponents.all;
21
22
     entity ce2 ha structural is
        Port ( A : in STD LOGIC;
2.3
                B : in STD LOGIC;
24
25
                S : out STD LOGIC;
26
                Cout : out STD LOGIC);
27
     end ce2_ha_structural;
2.8
29
     architecture Structural of ce2 ha structural is
30
        component AND2
31
           port ( i0, i1 : in std logic;
32
                       : out std logic);
                  0
33
        end component;
        component XOR2
34
35
           port ( i0, i1 : in std logic;
36
                         : out std logic);
                  0
37
        end component;
38
        signal s1, s2 : std logic; -- wires which begin and end in the component
    begin
39
40
        unit1: AND2
41
        port map ( -- s1 <= A AND B; (i.e. Cout)</pre>
42
           i0 => a,
43
          i1 \Rightarrow b,
44
          o => s1);
45
        unit2: XOR2
        port map ( -- s2 <= A XOR B; (i.e. Sum)</pre>
47
          i0 => a,
48
          i1 \Rightarrow b,
          o => s2);
49
50
51
       Cout <= s1;
52
        S \ll s2;
53
   end Structural;
```