

```
1  -----
2  -- Name: Capt Jeff Falkinburg
3  -- Date: Spring 2016
4  -- Course: ECE 281
5  -- File: ce2_ha_structural.vhd
6  -- HW:   Lecture 13
7  -- Purp: Half Adder - Structural Implementation.
8  --
9  -- Doc:   None
10 -- Academic Integrity Statement: I certify that, while others may have
11 -- assisted me in brain storming, debugging and validating this program,
12 -- the program itself is my own work. I understand that submitting code
13 -- which is the work of other individuals is a violation of the honor
14 -- code. I also understand that if I knowingly give my original work to
15 -- another individual is also a violation of the honor code.
16 -----
17 library IEEE;                -- These lines are similar to a #include in C
18 use IEEE.std_logic_1164.all;
19 library unisim;              -- Use these libraries if you are using primitive
20                               components
21 use unisim.vcomponents.all;
22
23 entity ce2_ha_structural is
24     Port ( A : in  STD_LOGIC;
25           B : in  STD_LOGIC;
26           S : out  STD_LOGIC;
27           Cout : out  STD_LOGIC);
28 end ce2_ha_structural;
29
30 architecture Structural of ce2_ha_structural is
31     component AND2
32         port ( i0, i1 : in std_logic;
33               o      : out std_logic);
34     end component;
35     component XOR2
36         port ( i0, i1 : in std_logic;
37               o      : out std_logic);
38     end component;
39     signal s1, s2 : std_logic; -- wires which begin and end in the component
40 begin
41     unit1:  AND2
42     port map ( -- s1 <= A AND B; (i.e. Cout)
43         i0 => a,
44         i1 => b,
45         o  => s1);
46     unit2:  XOR2
47     port map ( -- s2 <= A XOR B; (i.e. Sum)
48         i0 => a,
49         i1 => b,
50         o  => s2);
51
52     Cout <= s1;
53     S <= s2;
54 end Structural;
```