


ECE 28/ Lesson 21 Jeff Falkinburg 34 Enumerated data type type stoplight_state is (red, green, yellow); signal next state, current state: stoplight state; insideaprocess: Case current state is when red => if == 1 then nextstate <= greenj nextstate <= red; end:f; when green => stophere if c=1 then next state <= green; next state <= Yellow; end if; when yellow => next state <= Red; when others next state <= Yellow; end case;



Cont Jeff Falkinburg /4 ECE 281 Lesson 21 How many of you have investigated the top of your TB? Component Declaration Tomponent component want in architecture Port (signanz ; mode sig type) end component, Down below Begin: Look : component name port map (port 1 => signal 1, Usually port 2 => signal 2 ...) unt /unit under test Can also do this; -The quick way! Label & component-name portmap (Sig1, Sig2,...) Make sure you put #s in Port map correctly! Show wakerly-5-3 VHDC Example in Handouts folder p.19
-for component Declaration examples, Create similar VHDL code & w/ component Declarations for this; Z FOOD TO TO TO THE POOD TO TH