```
1
     -- Name: Capt Jeff Falkinburg
 3
    -- Date: Spring 2016
 4
     -- Course: ECE 281
    -- File: Lsn20 stoplight tb.vhd
 5
    -- HW: Lecture 20
    -- Purp: Testbench for Basic Stoplight State Machine
 7
 8
     -- Doc: None
    -- Academic Integrity Statement: I certify that, while others may have
 9
    -- assisted me in brain storming, debugging and validating this program,
10
     -- the program itself is my own work. I understand that submitting code
11
12
     -- which is the work of other individuals is a violation of the honor
13
     -- code. I also understand that if I knowingly give my original work to
     -- another individual is also a violation of the honor code.
14
15
16
17
    LIBRARY ieee;
18
     USE ieee.std logic 1164.ALL;
19
     -- Uncomment the following library declaration if using
20
     -- arithmetic functions with Signed or Unsigned values
21
22
     -- USE ieee.numeric std.ALL;
23
24
     ENTITY stoplight tb IS
2.5
     END stoplight tb;
26
27
    ARCHITECTURE behavior OF stoplight tb IS
28
29
         -- Component Declaration for the Unit Under Test (UUT)
30
         COMPONENT stoplight
31
32
         PORT (
33
              C : IN std logic;
34
              reset : IN std logic;
35
             clk : IN std logic;
              R : OUT std logic;
36
              Y : OUT std logic;
37
38
              G : OUT std logic
39
             );
       END COMPONENT;
40
41
42
43
        --Inputs
44
        signal C : std logic := '0';
45
        signal reset : std logic := '0';
46
        signal clk : std logic := '0';
47
48
        --Outputs
        signal R : std logic;
49
50
        signal Y : std logic;
        signal G : std_logic;
51
53
        -- Clock period definitions
54
        constant clk period : time := 10 ns;
55
56
    BEGIN
57
```

104

```
58
         -- Instantiate the Unit Under Test (UUT)
         uut: stoplight PORT MAP (
59
                C => C,
60
                reset => reset,
 61
               clk => clk,
62
 63
               R => R
               Y => Y,
 64
 65
                G => G
 66
              );
 67
         -- Clock process definitions
 68
 69
         clk_process :process
70
         begin
71
            clk <= '0';
 72
            wait for clk period/2;
73
            clk <= '1';
 74
            wait for clk_period/2;
 75
         end process;
 76
77
78
         -- Stimulus process
79
         stim proc: process
80
         begin
81
            -- hold reset state for 100 ns.
82
            wait for 20 ns;
83
84
            reset <= '1';
85
            wait for 20 ns;
86
 87
            reset <= '0';
            wait for 20 ns;
88
89
90
            C <= '1';
 91
            wait for 40 ns;
92
            C <= '0';
93
            wait for 40 ns;
94
95
            wait for clk period*10;
96
97
98
            -- insert stimulus here
99
100
            wait;
101
         end process;
102
103
      END;
```