```
1
     -- Name: Capt Jeff Falkinburg
 3
   -- Date: Spring 2016
    -- Course: ECE 281
 4
    -- File: JK Flip Flop.vhd
 5
    -- HW: Lecture 19
 7
     -- Purp: Basic JK Flip-Flop
8
        Write an HDL Module for a JK Flip Flop:
            Inputs: J, K, Clk
9
10
             Output: Q
11
             ↑ -->
                      Q Keeps old value if J=K=0 (i.e. Latch)
12
                      Q = 1 if J=1 (i.e. Set)
13
                      Q = 0 if K=1 (i.e Reset
                      Q = Q' if J=K=1 (i.e. Toggle)
14
     -- Doc: None
15
    -- Academic Integrity Statement: I certify that, while others may have
16
17
    -- assisted me in brain storming, debugging and validating this program,
     -- the program itself is my own work. I understand that submitting code
18
     -- which is the work of other individuals is a violation of the honor
19
    -- code. I also understand that if I knowingly give my original work to
20
    -- another individual is also a violation of the honor code.
21
     ______
2.2
23
    library IEEE;
24
    use IEEE.STD LOGIC 1164.ALL;
2.5
26
     entity JK Flip Flop is
27
        Port ( J : in STD LOGIC;
28
               K : in STD LOGIC;
29
               Clk : in STD LOGIC;
               Q : out STD_LOGIC;
30
31
               Q not : out STD LOGIC);
32
     end JK Flip Flop;
33
34
     architecture Behavioral of JK Flip Flop is
35
       signal Q_Sig : STD_LOGIC;
    begin
36
37
       process(clk)
38
        -- variable Q sig : STD LOGIC; -- Could also assign a variable name
39
       begin
          if (rising edge(clk)) then
40
              if (J = '0') and K = '0') then
41
                Q Sig <= Q Sig; -- Latch...No Change
42
43
             elsif (J = '1' \text{ and } K = '0') then
44
                Q Sig <= '1';
                                    -- Set
45
             elsif (J = '0') and K = '1') then
46
                Q Sig <= '0';
                                    -- Reset
             elsif (J = '1' \text{ and } K = '1') then
47
48
                Q Sig <= not Q Sig; -- Toggle
49
             end if;
50
          end if;
51
         Q \ll Q \operatorname{Sig};
                               -- variable to output assignments would have to happen
    here since
         Q not <= not Q Sig; -- variables only exist within the process
52
53
      end process;
54
       Q <= Q Sig;
55
       Q_not <= not Q_Sig;</pre>
56
   end Behavioral;
```