Mon Mar 07 10:53:05 2016

```
1
     -- Name: Capt Jeff Falkinburg
 3
    -- Date: Spring 2016
     -- Course: ECE 281
 4
    -- File: Flip Flop.vhd
 5
    -- HW: Lecture 19
 6
    -- Purp: Basic Flip-Flop
 7
 8
    -- Doc: None
 9
    -- Academic Integrity Statement: I certify that, while others may have
10
     -- assisted me in brain storming, debugging and validating this program,
11
12
     -- the program itself is my own work. I understand that submitting code
13
     -- which is the work of other individuals is a violation of the honor
     -- code. I also understand that if I knowingly give my original work to
14
15
     -- another individual is also a violation of the honor code.
16
17
    library IEEE;
     use IEEE.STD LOGIC 1164.ALL;
18
19
20
     entity Flip Flop is
       Port ( clk, D : in STD LOGIC;
21
                Q : out STD LOGIC);
2.2
23
     end Flip_Flop;
24
25
     architecture Behavioral of Flip Flop is
26
27
    begin
28
29
        process(clk)
30
        begin
           if (rising edge(clk)) then -- Note: Do not use *** clk'event and clk = '1'
31
32
              Q \ll D;
33
           end if;
34
        end process;
35
36
    end Behavioral;
37
38
```