



Overview:

- State machines
- testbenches
- ~~V~~ HDL, etc
- ~~Hw#3~~ Prelab #3 Due LSN22

Parts of a State machine:Stoplight

Enumerated data type

type ~~stoplight~~ state is (red, green, yellow);

signal ~~next~~ state, current state : stoplight_state;

inside a process :

Case current state is

when red =>

if ~~c~~ = 1 then

next state <= green;

else

next state <= red;

end if;

when green =>

if ~~c~~ = 1 then

next state <= green;

else

next state <= yellow;

end if;

when yellow =>


next state <= red;

when others

next state <= yellow;

end case;

→
stop here



Case Current state is
 when ~~yellow~~ ^{Green} =>
 SIG <= Val 0;
 when red =>
 SIG <= Val 1;
 when ~~green~~ ^{others} =>
 SIG <= Val N;
 end case;

use when others
 Whenever you don't
 want to enumerate
 all possible conditions.
 Also so we don't
 implicitly create
 memory we
 don't want!
 - So close all cases

Testbenches:

- assert;
- report;
- Severity

3 testbench commands

given:


A <= '0';
 B <= '0';
 C <= '0';

wait for 10 ns

assert F='0' report "F=" & std_logic'image(F)
 ↑ Expected value
 won't report if it doesn't get an error

Be careful w/ use: what could be an issue? Severity (warning, error, note, failure)

- Propagation Delay



Component Declaration

How many of you have investigated the top of your TB?

→ Component *component_name*
 in architecture port (*signal_name* : mode *sig type* ;
 ;
);

end component;

Down below Begin:

Label : *component_name* port map (
 port 1 => signal 1,
 port 2 => signal 2 ...);

usually
 uut
 (unit under
 test)

can also do this;
 - The quick way!

Label : *component_name* port map (Sig1, Sig2, ...);

★ Make sure you put #s in port map correctly!
 Show Walkerly-5-3 VHDL Example in
 Handouts folder p. 19
 - for component Declaration examples.

Create similar VHDL code w/ component
 Declarations for this;

