
Jeff Falkinburg / ECE 281 Lesson 20 Querren: -VHDL - Sequential Logic HW#3 Due Lesson 22 - Vo midterm feedback Entity - Box w/ Ports I/o Architecture - Describes what is inside the box - Two types of Arth description - Behavioral - Structural - Described Process - "box" that listens for signals (wires) -when signal changes, process runs - Can be scary! - adds memory - harder to visualize circuit - If you want a Flip Flop you need a process. generic: process (sensitivity list) statements end process; specific; process (A,B) YX= A and B; end process;



ECE 281 Lesson 20 Jeff Falkinburg 3 Create a D-F/F in VHDL: entity Flop is port (CIK, D: in std-logic; Q : out std-Logic); end; could be named Behavioral, structural, architecture synth of flop is synth begin begin begin process (c/K) we only vant it evaluated on rising edge of c/K.

if vising-edge (c/K) then

Q L = D;

end if;

only when rising edge of c/K.

only when rising edge only end process; end process; end synth; How do we change process to implement a D- Latch? (i+ c/K=1) DONOT USE; clk'event and clk="1" De use instead? rising_edge (c/K) why? - we don't want to add logic gates to a clock Line, but if it is a confrol line then it is ok.

ECE 281 Lesson 20 cont Jeff Falkinburg / Variables: - only exist in process. -> assigned values based on Blocking Statement = instead of L= - values assigned immediately - No scheduling - Blocking Statement: - evaluated in order they appear - non blocking statement: - evaluated concurrently - Signals updated Later process (AB) variable top: std_Logic; begin tmp := '0'; tmp: = tmp or As tmp: = tmp or B; . Y < = tmp end process; What does our schematic Look Like?

Tops. 35500

