

```
1  -----
2  -- Name: Capt Jeff Falkinburg
3  -- Date: Spring 2016
4  -- Course: ECE 281
5  -- File: Lsn20_stoplight_tb.vhd
6  -- HW:   Lecture 20
7  -- Purp: Testbench for Basic Stoplight State Machine
8  -- Doc:  None
9  -- Academic Integrity Statement: I certify that, while others may have
10 -- assisted me in brain storming, debugging and validating this program,
11 -- the program itself is my own work. I understand that submitting code
12 -- which is the work of other individuals is a violation of the honor
13 -- code. I also understand that if I knowingly give my original work to
14 -- another individual is also a violation of the honor code.
15 -----
```

```
16
17 LIBRARY ieee;
18 USE ieee.std_logic_1164.ALL;
19
20 -- Uncomment the following library declaration if using
21 -- arithmetic functions with Signed or Unsigned values
22 --USE ieee.numeric_std.ALL;
23
24 ENTITY stoplight_tb IS
25 END stoplight_tb;
26
27 ARCHITECTURE behavior OF stoplight_tb IS
28
29     -- Component Declaration for the Unit Under Test (UUT)
30
31     COMPONENT stoplight
32     PORT(
33         C : IN  std_logic;
34         reset : IN  std_logic;
35         clk : IN  std_logic;
36         R : OUT  std_logic;
37         Y : OUT  std_logic;
38         G : OUT  std_logic
39     );
40     END COMPONENT;
41
42
43     --Inputs
44     signal C : std_logic := '0';
45     signal reset : std_logic := '0';
46     signal clk : std_logic := '0';
47
48     --Outputs
49     signal R : std_logic;
50     signal Y : std_logic;
51     signal G : std_logic;
52
53     -- Clock period definitions
54     constant clk_period : time := 10 ns;
55
56 BEGIN
57
```

```
58      -- Instantiate the Unit Under Test (UUT)
59      uut: stoplight PORT MAP (
60          C => C,
61          reset => reset,
62          clk => clk,
63          R => R,
64          Y => Y,
65          G => G
66      );
67
68      -- Clock process definitions
69      clk_process :process
70      begin
71          clk <= '0';
72          wait for clk_period/2;
73          clk <= '1';
74          wait for clk_period/2;
75      end process;
76
77
78      -- Stimulus process
79      stim_proc: process
80      begin
81          -- hold reset state for 100 ns.
82          wait for 20 ns;
83
84          reset <= '1';
85          wait for 20 ns;
86
87          reset <= '0';
88          wait for 20 ns;
89
90          C <= '1';
91          wait for 40 ns;
92
93          C <= '0';
94          wait for 40 ns;
95
96          wait for clk_period*10;
97
98          -- insert stimulus here
99
100         wait;
101     end process;
102
103     END;
104
```