```
1  --------------------------------------------------------------------------------
2  -- Name: Capt Jeff Falkinburg
3  -- Date: Spring 2016
4  -- Course: ECE 281
5  -- File: JK_Flip_Flop.vhd
6  -- HW:   Lecture 19
7  -- Purp: Basic JK Flip-Flop
8  --    Write an HDL Module for a JK Flip Flop:
9  --       Inputs:  J, K, Clk
10 --       Output:  Q
11 --       ↑  -->   Q Keeps old value if J=K=0 (i.e. Latch)
12 --                Q = 1  if J=1 (i.e. Set)
13 --                Q = 0  if K=1 (i.e Reset
14 --                Q = Q' if J=K=1 (i.e. Toggle)
15 -- Doc:  None
16 -- Academic Integrity Statement: I certify that, while others may have
17 -- assisted me in brain storming, debugging and validating this program,
18 -- the program itself is my own work. I understand that submitting code
19 -- which is the work of other individuals is a violation of the honor
20 -- code.  I also understand that if I knowingly give my original work to
21 -- another individual is also a violation of the honor code.
22 --------------------------------------------------------------------------------
23 library IEEE;
24 use IEEE.STD_LOGIC_1164.ALL;
25
26 entity JK_Flip_Flop is
27     Port ( J : in  STD_LOGIC;
28            K : in  STD_LOGIC;
29            Clk : in  STD_LOGIC;
30            Q : out  STD_LOGIC;
31            Q_not : out  STD_LOGIC);
32 end JK_Flip_Flop;
33
34 architecture Behavioral of JK_Flip_Flop is
35    signal Q_Sig : STD_LOGIC;
36 begin
37    process(clk)
38    -- variable Q_sig : STD_LOGIC;  -- Could also assign a variable name
39    begin
40       if (rising_edge(clk)) then
41          if (J = '0' and K = '0') then
42             Q_Sig <= Q_Sig;      -- Latch...No Change
43          elsif (J = '1' and K = '0') then
44             Q_Sig <= '1';        -- Set
45          elsif (J = '0' and K = '1') then
46             Q_Sig <= '0';        -- Reset
47          elsif (J = '1' and K = '1') then
48             Q_Sig <= not Q_Sig;  -- Toggle
49          end if;
50       end if;
51 --    Q <= Q_Sig;          -- variable to output assignments would have to happen
   here since
52 --    Q_not <= not Q_Sig;  -- variables only exist within the process
53    end process;
54    Q <= Q_Sig;
55    Q_not <= not Q_Sig;
56 end Behavioral;
```