计算机体系结构实验

实验1报告书

作者: 李珉超

学号: 515030910361

2017.4.2

1 实验介绍

1.1 实验名称

FPGA基础实验: SWITCH, PUSHBUTTON and LED

1.2 实验目的

- 1.掌握Xilinx逻辑设计工具ISE的设计流程
- 2.初步掌握使用VerilogHDL硬件描述语言进行简单的逻辑设计
- 3.掌握UCF(用户约束文件)的用法和作用
- 4.熟悉Xilinx Spartan 3E实验开发板

1.3 实验范围

- 1.ISE 13.4 的使用
- 2.使用VerilogHDL进行逻辑设计
- 3.编辑UCF
- 4.iMPACT的使用
- 5.Spartan 3E实验板的使用

2 实验过程

2.1 实验模块

```
module led(
input [3:0] switch,
output [3:0] led
);
```

 $assign \ led[3:0] = switch[3:0];$ end module

2.2 管脚信息

```
NET "led < 3 > " LOC = "F11" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8; NET "led < 2 > " LOC = "E11" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8; NET "led < 1 > " LOC = "E12" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8; NET "led < 0 > " LOC = "F12" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8; NET "led < 0 > " LOC = "F12" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8; NET "switch < 0 > " LOC = "L13" | IOSTANDARD = LVTTL | PULLUP; NET "switch < 1 > " LOC = "L14" | IOSTANDARD = LVTTL | PULLUP; NET "switch < 2 > " LOC = "H18" | IOSTANDARD = LVTTL | PULLUP; NET "switch < 3 > " LOC = "N17" | IOSTANDARD = LVTTL | PULLUP;
```

2.3 开发板仿真

4个led受4个switch的控制。switch on时,led亮;反之,led暗。 另外,led的反应没有延迟。

3 实验心得

初步熟悉了ISE软件的使用,包括模块的编辑,管脚定义,上板仿真的操作。