# 计算机体系结构实验

# 实验5报告书

作者: 李珉超

学号: 515030910361

2017.4.2

# 1 实验介绍

# 1.1 实验名称

简单的类MIPS单周期处理器实现- 整体调试

# 1.2 实验目的

1.完成单周期的类MIPS处理器

## 1.3 实验范围

- 1.ISE 13.4 的使用
- 2.Xilinx Spartan 3E 实验板的使用
- 3.使用VerilogHDL进行逻辑设计
- 4.仿真测试,下载验证

# 2 实验过程

#### 2.1 PC

## 2.1.1 实验原理

PC(Program Counter) 是CPU中计算下一条指令的模块。 par 对于非跳转的指令, PC自增4。对于jump指令, 低26 位左移两位, 再填充PC+4的高四位的结果作为下一条指令的地址。对于branch 指令, 将扩展的16 位数左移两位再加上PC+4的结果作为下一条指令的地址。

由于其他的数据写入都是在时钟下降沿的,为了使得指令在一个周期内完成,PC的写入在时钟上升沿触发。 par PC的初始化是0,表明从instruction memory的0 地址开始读。

#### 2.1.2 实验模块

```
module ProgramCounter(
    input clock_in,
    input reset,
    input [31:0] sgn_extend,
    input branch,
    input zero,
    input jump,
    input [25:0] inst,
    output reg [31:0] read_address
    );
    reg [31:0] PC;
    reg [31:0] PC_4;
    reg~[28:0]~inst\_shft;
    {\rm reg}~[31:0]~{\rm jump\_address};
    reg [31:0] add_2;
    reg [31:0] mux_1;
    reg [31:0] mux_2;
    always @ (negedge reset)
```

```
begin
        read\_address = 0;
         PC = 0;
    end
    always @ (posedge clock_in)
    begin
        PC_4 = PC + 4;
        inst\_shft = inst \ll 2;
        jump\_address = inst\_shft + (PC\_4 \& 8'hf0000000);
         add_2 = (sgn\_extend \ll 2) + PC_4;
         mux_1 = (branch \& zero) ? add_2 : PC_4;
         mux_2 = jump? jump_address : <math>mux_1;
         PC = mux_2;
         read address = PC;
    end
endmodule
```

## 2.2 IntructionMemory

#### 2.2.1 实验原理

Instruction memory 是计算机结构中存放指令的外存设备。注意在冯诺依曼架构中,指令和数据放在同一个存储设备中,但是为了让硬件更高效,或者为了避免structure hazard (pipeline),我们将instruction memory和data memory分离。

Instruction memory在本实验中是只读的,故不需要clock信号。预设的指令通过reset写入。

## 2.2.2 实验模块

```
module instruction_memory(
input reset,
input [31:0] read_address,
```

```
output [31:0] instruction
  );
  reg [31:0] instruction_mem[255:0];
   always @ (negedge reset)
  begin
      instruction_mem[5] = 32'b1000110000000010000000000000001;
      instruction_mem[6] = 32'b000000000100011000001100000100000;
      instruction\_mem[7] = 32'b000000000100010001000100010010010;
     instruction_mem[8] = 32'b10101100000001000000000000100000;
      instruction_mem[9] = 32'b1000110000000101000000000000101;
      instruction\_mem[10] = 32'b10001100000001100000000000000110;
      instruction_mem[11] = 32'b00000000101001100011100000100100;
      instruction_mem[12] = 32'b0000000010100110010000000100101;
      instruction mem[13] = 32'b00000000101001100100100100100111;
  end
  assign instruction = instruction_mem[read_address \gg 2];
endmodule
```

## 2.3 Top

#### 2.3.1 实验原理

在顶层模块中,需要将之前的模块连接起来。需要在top模块中,声明许多wire变量。

这些模块是并发运行的,当一个模块的输出是另一个模块的输入,并且得到输出结果时, 另一个模块能够立马使用该数据。顶层模块只有两个输入信号,clock和reset。

原先计划上板,故实现了分频器,所以仿真中main\_Clock不是真正的时钟周期,而是TimeDv中的clk dv。

#### 2.3.2 实验模块

```
由于代码冗长,且只需要连接各个模块,故展示部分代码。
module top(
   input main_clk,
   input reset
   );
   wire [31:0] INST;
   wire REG_DST, JUMP, BRANCH, MEM_READ, MEM_TO_REG, MEM_WRITE;
   wire [1:0] ALU_OP;
   wire ALU_SRC, REG_WRITE;
   wire [31:0] READ_DATA1;
   wire [31:0] READ_DATA2;
   wire [31:0] READ_DATA;
   wire [31:0] SIGN_EXTEND;
   wire ZERO;
   wire [31:0] ADDRESS;
   wire [3:0] ALU_CTR;
   wire CLK_IN, RESET;
   wire [4:0] WRITE_REG;
   wire [31:0] WRITE_DATA;
   wire [31:0] READ_ADDRESS;
```

```
wire [31:0] RESULT1;
//connect the module
//...
endmodule
```

### 2.3.3 仿真

先初始化main\_clk=0, reset=1

然后将reset设置为0,以初始化一些模块(register, instruction memory, PC, Control unit) 的 初始数据。

```
注意, data memory的初始化是通过readmemh("mem_data.txt", memFile)实现的。
module test_for_top;
    // Inputs
    reg main_clk;
    reg reset;
    // Outputs
    wire [31:0] data;
    // Instantiate the Unit Under Test (UUT) \,
    top uut (
    .inst(inst),
    .data(data)
    );
    always \#(100) main_clk = \sim main_clk;
    initial begin
        // Initialize Inputs
        main_{clk} = 0;
        reset = 1;
```

// Wait 100 ns for global reset to finish

```
#90;
reset = 0;
end
endmodule
```

### 2.3.4 仿真图

这是我的指令的初始化内容。




注意到,第一条jump语句执行后,后3条空指令并没有被执行,证明指令执行正确。

				279,133.334 ns							
Name	Value	ilioni	260,000 ns	280,000 ns	300,000 ns	320,000 ns	340,000 ns	360,000 ns	380,000 ns	400,000 ns	420,000 ns
¼ clk_dv	1						9				
instruction[31:0]	1000110000000110	100011***	1000110000000	1000000000000	0000000010100		0000000010100		0000000010100	100100100000	XXXXXXXXXXX
₹ 5 regFile[31:0,31:0]	[00000000000000000	[00000	[000000000000	[000000000000]	[00000000000	[00000000000	[00000000000	[00000000000	[00000000000	[0000000000000	000000000000000000000000000000000000000
▶ ■ [31,31:0]	000000000000000000000000000000000000000					000000000000000000000000000000000000000	000000000000000000000000000000000000000	00000			
▶ ■ [30,31:0]	000000000000000000000000000000000000000					000000000000000000000000000000000000000	000000000000000000000000000000000000000	00000			
▶ ■ [29,31:0]	000000000000000000000000000000000000000					00000000000000	000000000000000000000000000000000000000	00000			
▶ ■ [28,31:0]	000000000000000000000000000000000000000					000000000000000000000000000000000000000	000000000000000000000000000000000000000	00000			
▶ ■ [27,31:0]	000000000000000000000000000000000000000					000000000000000000000000000000000000000	000000000000000000000000000000000000000	00000			
▶ ■ [26,31:0]	000000000000000000000000000000000000000					000000000000000000000000000000000000000	000000000000000000000000000000000000000	00000			
■ [25,31:0]	00000000000000000					00000000000000	000000000000000000000000000000000000000	00000			
▶ ■ [24,31:0]	000000000000000000000000000000000000000					00000000000000	000000000000000000000000000000000000000	00000			
▶ ■ [23,31:0]	000000000000000000000000000000000000000					00000000000000	000000000000000000000000000000000000000	00000			
▶ ■ [22,31:0]	000000000000000000000000000000000000000					00000000000000	000000000000000000000000000000000000000	00000			
▶ ■ [21,31:0]	000000000000000000					00000000000000	000000000000000000000000000000000000000	00000			
▶ ■ [20,31:0]	00000000000000000					00000000000000	000000000000000000000000000000000000000	00000			
▶ ■ [19,31:0]	000000000000000000					00000000000000	000000000000000000000000000000000000000	00000			
▶ ■ [18,31:0]	00000000000000000					00000000000000	000000000000000000000000000000000000000	00000			
▶ ■ [17,31:0]	00000000000000000					00000000000000	000000000000000000000000000000000000000	00000			
▶ ■ [16,31:0]	00000000000000000					00000000000000	000000000000000000000000000000000000000	00000			
▶ ■ [15,31:0]	00000000000000000					00000000000000	000000000000000000000000000000000000000	00000			
▶ ■ [14,31:0]	00000000000000000					00000000000000	0000000000000000	00000			
▶ M [13.31:0]	000000000000000000					00000000000000	00000000000000000	00000			
▶ ■ [12,31:0]	000000000000000000					00000000000000	0000000000000000	00000			
▶ ■ [11,31:0]	000000000000000000000000000000000000000					00000000000000	00000000000000000	00000			
▶ <b>1</b> [10,31:0]	000000000000000000000000000000000000000					00000000000000	0000000000000000	00000			
▶ ■ [9,31:0]	000000000000000000			0000000	000000000000000	00000000000			000000000000000000000000000000000000000	1111111111111111	
▶ <b>3</b> [8,31:0]	000000000000000000000000000000000000000		000 <u>000</u> 0	000000000000000			000000000000000000000000000000000000000			000000000000000	
▶ <b>3</b> [7,31:0]	000000000000000000	0000000	000000000000000000000000000000000000000	00000000000	000000000000000000000000000000000000000	/		000000000000000000000000000000000000000	000000000000000	100	
▶ <b>5</b> [6,31:0]	000000000000000000000000000000000000000	000000	0000000000000	V			000000000000000000000000000000000000000	000000000000000000000000000000000000000	110		
▶ <b>3</b> [5,31:0]	000000000000000000000000000000000000000					000000000000000000000000000000000000000	000000000000000000000000000000000000000	00101			
[5,51.0]	1111111111111111										
		X1: 279.	133.334 ns								

寄存器的写入呈阶梯状,因为只有在时钟下降沿才会写入数据。

lame	Value	42	20,000 rs	440,000 ns	460,000 ns	480,000 ns	500,000 ns	520,000 ns	540,000 ns	560,000 ns	580,000 :
[30,31.0]	000000000000000000000000000000000000000				00	000000000000000000000000000000000000000	000000000000000000000000000000000000000	Ĭ			
▶ 5 [29,31:0] ▶ 6 [28,31:0]	000000000000000000000000000000000000000						000000000000000000000000000000000000000				
> (28,31:0) > (27,31:0)	000000000000000000000000000000000000000						000000000000000000000000000000000000000				
[26,31:0]	000000000000000000000000000000000000000						000000000000000000000000000000000000000				
	000000000000000000000000000000000000000						000000000000000000000000000000000000000				
▶ 5 [25,31:0] ▶ 6 [24,31:0]	000000000000000000000000000000000000000						000000000000000000000000000000000000000				
	000000000000000000000000000000000000000						000000000000000000000000000000000000000				
▶ 5 [23,31:0] ▶ 6 [22,31:0]	000000000000000000000000000000000000000						000000000000000000000000000000000000000				
► <b>(22,31:0)</b> ► <b>(21,31:0)</b>	000000000000000000000000000000000000000						000000000000000000000000000000000000000				
▶ <b>1</b> [21,31:0] ▶ <b>1</b> [20,31:0]	000000000000000000000000000000000000000						000000000000000000000000000000000000000				
	000000000000000000000000000000000000000						000000000000000000000000000000000000000				
▶ ■ [19,31:0] ▶ ■ [18,31:0]	000000000000000000000000000000000000000						000000000000000000000000000000000000000				
▶ <b>10,31:0</b> ]	000000000000000000000000000000000000000					The second second second second	000000000000000000000000000000000000000				
▶ <b>3</b> [17,31:0] ▶ <b>3</b> [16,31:0]	000000000000000000000000000000000000000						000000000000000000000000000000000000000				
	000000000000000000000000000000000000000						000000000000000000000000000000000000000				
► <b>15,31:0</b>	000000000000000000000000000000000000000			+			000000000000000000000000000000000000000				
► <b>14,31:0</b> [14,31:0]	000000000000000000000000000000000000000						000000000000000000000000000000000000000				
▶ ■ [13,31:0] ▶ ■ [12,31:0]	000000000000000000000000000000000000000						000000000000000000000000000000000000000				
	000000000000000000000000000000000000000						000000000000000000000000000000000000000				
▶ ¾ [11,31:0] ▶ ¾ [10,31:0]	000000000000000000000000000000000000000						000000000000000000000000000000000000000				
	11111111111111111						111111111111100				
► <b>5</b> [9,31:0]	000000000000000000000000000000000000000			+			0000000000000011				
► <b>1</b> [8,31:0]	000000000000000000000000000000000000000						000000000000000000000000000000000000000				
► <b>1</b> [7,31:0]	000000000000000000000000000000000000000						0000000000000011				
► <b>1</b> [6,31:0]	000000000000000000000000000000000000000						000000000000000000000000000000000000000				
► <b>5</b> [5,31:0]	11111111111111111						111111111111111				
► <b>1</b> [4,31:0]	000000000000000000000000000000000000000						000000000000000000000000000000000000000				
▶ ■ [3,31:0] ▶ ■ [2,31:0]	000000000000000000000000000000000000000						000000000000000000000000000000000000000				
	000000000000000000000000000000000000000						000000000000000000000000000000000000000				
▶ 5 [1,31:0] ▶ 6 [0,31:0]	000000000000000000000000000000000000000						000000000000000000000000000000000000000				

最后寄存器里的数据正确,是指令运行后应该的结果。



对于sw指令,也执行正确,mem[31]被成功写入了正确的数据,由于初始化文件中只定义了0到9,所以其他地址的值未知。

这些表明,单周期类MIPS CPU的实现成功。

# 3 实验心得

了解了单周期CPU的运行方式以及各个指令data path,深刻的认识到各个模块之间的通信方式,信号和硬件之间的相互协作。

第一次实践了MIPS指令的编写,从另一个角度认识到instruction decode的过程。

单周期的处理器虽然不是当前处理器的使用方式,但却能帮我对pipeline的技术做铺垫