



Table 2 Intel® Edison breakout board expansion header signal list			
Pin			Description
J17 - pin 1	GP182_PWM2		GPIO capable of PWM output.
J17 - pin 2	NC		No connect.
J17 - pin 3	NC		No connect.
J17 - pin 4	VIN		7 to 15 V.
J17 - pin 5	GP135	UART2_TX	GPIO, UART2 transmit output.
J17 - pin 6	RCVR_MODE		Firmware recovery mode.
J17 - pin 7	GP27	I2C6_SCL	GPIO,I2C6 SCL output open collector.
J17 - pin 8	GP20	I2C1_SDA	GPIO, I2C1 data open collector.
J17 - pin 9	GP28	I2C6_SDA	GPIO, I2C6 data open collector.
J17 - pin 10	GP111	SSP5_FS1	GPIO, SSP5 chip select 2 output.
J17 - pin 11	GP109	SSP5_CLK	GPIO, SSP5 clock output.
J17 - pin 12	GP115	SSP5_TXD	GPIO, SSP5 transmit data output.
J17 - pin 13	OSC_CLK_OUT_0		High speed clock output.
J17 - pin 14	GP128	UART1_CTS	GPIO, UART1 clear to send input.
J18 - pin 1	GP13_PWM1		GPIO capable of PWM output.
J18 - pin 2	GP165		GPIO
J18 - pin 3	GPI_PWRBTN_N		Power button input.
J18 - pin 4	MSIC_SLP_CLK2		32 kHz sleep clock.
J18 - pin 5	V_VBAT_BKUP		RTC backup battery input.
J18 - pin 6	GP19	I2C1_SCL	GPIO,I2C1 SCL output open collector.
J18 - pin 7	GP12_PWM0		GPIO capable of PWM output.
J18 - pin 8	GP183_PWM3		GPIO capable of PWM output.
J18 - pin 9	NC		No connect.
J18 - pin 10	GP110	SSP5_FS0	GPIO, SSP5 chip select 2 output.
J18 - pin 11	GP114	SSP5_RX	GPIO, SSP5 receive data input.

Pin			Description
J18 - pin 12	GP129	UART1_RTS	GPIO, UART1 ready to send output.
J18 - pin 13	GP130	UART1_RX	GPIO, UART1 receive data input.
J18 - pin 14	FW_RCVR		Firmware recovery, active high on boot.
J20 - pin 1	V_VSYS		System input power.
J20 - pin 2	V_V3P30		System 3.3 V output.
J20 - pin 3	GP134	UART2_RX	UART2 Rx (input).
J20 - pin 4	GP45	COMPASS_DRDY	GPIO, compass data ready input.
J20 - pin 5	GP47	ACCELEROMETER_INT_2	GPIO, accelerometer interrupt input 2.
J20 - pin 6	GP49	GYRO_INT	GPIO, gyro interrupt input.
J20 - pin 7	GP15		GPIO.
J20 - pin 8	GP84	SD_CLK_FB	GPIO, SD clock feedback input.
J20 - pin 9	GP42	SSP2_RXD	GPIO, SSP2 Rx data input.
J20 - pin 10	GP41	SSP2_FS	GPIO, SSP2 frame sync output.
J20 - pin 11	GP78	SD_CLK	GPIO, SD clock output.
J20 - pin 12	GP79	SD_CMD	GPIO, SD command.
J20 - pin 13	GP80	SD_DAT0	GPIO, SD data 0.
J20 - pin 14	GP81	SD_DAT1	GP81 SD data 1.
J19 - pin 1	NC		No connect.
J19 - pin 2	V_V1P80		System 1.8 V I/O output power.
J19 - pin 3	GND		Ground.
J19 - pin 4	GP44	ALS_INT_N	GPIO, ALS interrupt input.
J19 - pin 5	GP46	ACCELEROMETER_INT_1	GPIO, accelerometer interrupt input.
J19 - pin 6	GP48	GYRO_DRDY	GPIO, gyro data ready input.
J19 - pin 7	RESET_OUT#		System reset out low.
J19 - pin 8	GP131	UART1_TX	GPIO, UART 1 Tx output.
J19 - pin 9	GP14	AUDIO_CODEC_INT	GPIO, audio codec interrupt input.
J19 - pin 10	GP40	SSP2_CLK	GPIO, SSP2 clock output.
J19 - pin 11	GP43	SSP2_TXD	GPIO, SSP2 transmit data output.
J19 - pin 12	GP77	SD_CDN	GPIO, SD card detect low input.
J19 - pin 13	GP82	SD_DAT2	GPIO, SD data 2
J19 - pin 14	GP83	SD_DAT3	GPIO, SD data 3




Title		
Author		
File C:\Users\Admin\git\openaps\openaps_edison1.dsn		Document
Revision 1.0	Date	Sheets 1 of 1



ERF Module

- PIN 1 DTR
- PIN 2 RX
- PIN 3 TX
- PIN 4 PWR (3V3)
- PIN 5 CTS
- PIN 6 GND

Title		
Author		
File	Document	
Revision	Date	Sheets
1.0		2



Title		
Author		
File C:\Users\Admin\git\openaps\openaps_edison1.dsn		Document
Revision 1.0	Date	Sheets 3

	1	2	3	4	5	6	7								
A															
B															
C															
D															
E						<table><tr><td colspan="2">Title</td></tr><tr><td colspan="2">Author</td></tr><tr><td>File C:\Users\Admin\git\openaps\openaps_edison1.dsn</td><td>Document</td></tr><tr><td>Revision 1.0</td><td>Date</td><td>Sheets 4</td></tr></table>	Title		Author		File C:\Users\Admin\git\openaps\openaps_edison1.dsn	Document	Revision 1.0	Date	Sheets 4
Title															
Author															
File C:\Users\Admin\git\openaps\openaps_edison1.dsn	Document														
Revision 1.0	Date	Sheets 4													
	1	2	3	4	5	6	7								