

Programmable 3-PLL VCXO Clock Synthesizer With 1.8-V, 2.5-V and 3.3-V LVCMOS Outputs

Check for Samples: CDCE937, CDCEL937


FEATURES

- Member of Programmable Clock Generator Family
 - CDCE913/CDCEL913: 1-PLL, 3 Outputs
 - CDCE925/CDCEL925: 2-PLL, 5 Outputs
 - CDCE937/CDCEL937: 3-PLL, 7 Outputs
 - CDCE949/CDCEL949: 4-PLL, 9 Outputs
- In-System Programmability and EEPROM
 - Serial Programmable Volatile Register
 - Nonvolatile EEPROM to Store Customer Setting
- Flexible Input Clocking Concept
 - External Crystal: 8 MHz to 32 MHz
 - On-Chip VCXO: Pull Range ±150 ppm
 - Single-Ended LVCMOS up to 160 MHz
- Selectable Output Frequency up to 230 MHz
- Low-Noise PLL Core
 - Integrated PLL Loop Filter Components
 - Low Period Jitter (Typ 60 ps)
- Separate Output Supply Pins
 - CDCE937: 3.3 V and 2.5 V
 - CDCEL937: 1.8 V

- 1.8-V Device Power Supply
- Flexible Clock Driver
 - Three User-Definable Control Inputs [S0/S1/S2] e.g., SSC Selection, Frequency Switching, Output Enable or Power Down
 - Generates Highly Accurate Clocks for Video, Audio, USB, IEEE1394, RFID, Bluetooth™, WLAN, Ethernet™, and GPS
 - Generates Common Clock Frequencies
 Used With TI DaVinci™, OMAP™, DSPs
 - Programmable SSC Modulation
 - Enables 0-PPM Clock Generation
- Wide Temperature Range -40° C to 85° C
- Packaged in TSSOP
- Development and Programming Kit for Easy
 PLL Design and Programming (TI Pro-Clock™)

APPLICATIONS

 D-TV, HD-TV, STB, IP-STB, DVD-Player, DVD-Recorder, Printer



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DaVinci, OMAP, Pro-Clock are trademarks of Texas Instruments. Bluetooth is a trademark of Bluetooth SIG.

Ethernet is a trademark of Xerox Corporattion.

Xout

S1/SDA

S2/SCL

GND

Y2

Y3

Y6

Vddout





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

DESCRIPTION

The CDCE937 and CDCEL937 are modular PLL-based low cost, high-performance, programmable clock synthesizers, multipliers and dividers. They generate up to 7 output clocks from a single input frequency. Each output can be programmed in-system for any clock frequency up to 230 MHz, using up to three independent configurable PLLs.

The CDCx937 has separate output supply pins, VDDOUT, which is 1.8 V for CDCEL937 and to 2.5 V to 3.3 V for CDCE937.

The input accepts an external crystal or LVCMOS clock signal. If an external crystal is used, an on-chip load capacitor is adequate for most applications. The value of the load capacitor is programmable from 0 to 20 pF. Additionally, an on-chip VCXO is selectable which allows synchronization of the output frequency to an external control signal, that is, PWM signal.

The deep M/N divider ratio allows the generation of zero ppm audio/video, networking (WLAN, BlueTooth, Ethernet, GPS) or Interface (USB, IEEE1394, Memory Stick) clocks from a reference input frequency such as 27 MHz.

All PLLs supports SSC (Spread-Spectrum Clocking). SSC can be Center-Spread or Down-Spread clocking which is a common technique to reduce electro-magnetic interference (EMI).

Based on the PLL frequency and the divider settings, the internal loop filter components are automatically adjusted to achieve high stability and optimized jitter transfer characteristic of each PLL.

The device supports non-volatile EEPROM programming for ease-customized application. It is preset to a factory default configuration (see the *Default Device Configuration* section). It can be reprogrammed to a different application configuration before PCB assembly, or reprogrammed by in-system programming. All device settings are programmable through SDA/SCL bus, a 2-wire serial interface.

Three programmable control inputs, S0, S1 and S2, can be used to control various aspects of operation including frequency selection changing the SSC parameters to lower EMI, PLL bypass, power down, and choosing between low level or 3-state for output-disable function.

The CDCx937 operates in 1.8 V environment. It is characterized for operation from -40°C to 85°C.


Terminal Functions for CDCE937, CDCEL937

NAME	PIN TSSOP24	TYPE	DESCRIPTION
Y1, Y2, Y7	17, 15, 14, 7, 8, 12, 11	0	LVCMOS outputs
Xin/CLK	1	I	Crystal Oscillator Input or LVCMOS Clock Input (selectable via SDA/SCL bus)
Xout	20	0	Crystal Oscillator Output (leave open or pull-up (~500k) when not used)
V_{Ctrl}	4	I	VCXO Control Voltage (leave open or pull-up (~500k) when not used)
V_{DD}	3	Power	1.8V Power Supply for the device
\/ddot	6 10 12	Dower	CDCEL937: 1.8V Supply for all Outputs
Vddout	6, 10, 13	Power	CDCE937: 3.3V or 2.5V Supply for all Outputs
GND	5, 9, 16	Ground	Ground
S0	2	I	User Programmable Control Input S0; LVCMOS inputs; Internal Pull-up 500k
SDA/S1	19	I/O or I	SDA: Bi-Directional Serial Data Input/Output (default configuration). LVCMOS; Internal Pull-up 500k; or S1: User Programmable Control Input; LVCMOS inputs; Internal Pull-up 500k
SCL/S2	18	I	SCL: Serial Clock Input(default configuration), LVCMOS; Internal Pull-up 500k; or S2: User Programmable Control Input; LVCMOS inputs; Internal Pull-up 500k

Submit Documentation Feedback

CDCE937

FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

		VALUE	UNIT
V_{DD}	Supply voltage range	-0.5 to 2.5	٧
VI	Input voltage range (2) (3)	-0.5 to V _{DD} + 0.5	٧
Vo	Output voltage range ⁽²⁾	-0.5 to Vddout + 0.5	٧
I _I	Input current (V _I < 0, V _I > V _{DD})	20	mA
Io	Continuous output current	50	mA
T _{stg}	Storage temperature range	-65 to 150	ů
T_{J}	Maximum junction temperature	125	ů

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

⁽²⁾ The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

⁽³⁾ SDA and SCL can go up to 3.6V as stated in the Recommended Operating Conditions table.



PACKAGE THERMAL RESISTANCE for TSSOP (PW) PACKAGE⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	AIRFLOW (Ifm)	TSSOP20 °C/W
		0	89
		150	75
T_JA	Thermal Resistance Junction to Ambient	200	74
		250	74
		500	69
T_JC	Thermal Resistance Junction to Case	_	31
T_JB	Thermal Resistance Junction to Board	_	55
$R_{\theta JT}$	Thermal Resistance Junction to Top	_	0.8
$R_{\theta JB}$	Thermal Resistance Junction to Bottom	_	49

⁽¹⁾ The package thermal impedance is calculated in accordance with JESD 51 and JEDEC2S2P (high-k board).

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
V_{DD}	Device supply voltage	1.7	1.8	1.9	V
V	Output Yx supply voltage for CDCE937, Vddout	2.3		3.6	
Vo	Output Yx supply voltage for CDCEL937, Vddout	1.7		1.9	V
V _{IL}	Low-level input voltage LVCMOS			0.3 V _{DD}	V
V _{IH}	High-level input voltage LVCMOS	0.7 V _{DD}			V
V _{I(thresh)}	Input voltage threshold LVCMOS		0.5 V _{DD}		V
V	Input voltage range S0	0		1.9	V
V _{IS}	Input voltage range S1, S2, SDA, SCL; V _{I(thresh)} = 0.5 V _{DD}	0		3.6	V
V _{I(CLK)}	Input voltage range CLK	0		1.9	V
	Output current (Vddout = 3.3 V)			±12	
I _{OH} /I _{OL}	Output current (Vddout = 2.5 V)			±10	mA
	Output current (Vddout = 1.8 V)			±8	
C _L	Output load LVCMOS			10	рF
T _A	Operating free-air temperature	-40		85	°C

RECOMMENDED CRYSTAL/VCXO SPECIFICATIONS(1)

		MIN	NOM	MAX	UNIT
f _{Xtal}	Crystal input frequency range (fundamental mode)	8	27	32	MHz
ESR	Effective series resistance			100	Ω
f_{PR}	Pulling range (0 V ≤ Vctrl ≤ 1.8 V) ⁽²⁾	±120	±150		ppm
	Frequency control voltage, Vctrl	0		V_{DD}	V
C ₀ /C ₁	Pullability ratio			220	
C _L	On-chip load capacitance at Xin and Xout	0		20	pF

EEPROM SPECIFICATION

		MIN	TYP	MAX	UNIT
EEcyc	Programming cycles of EEPROM	1000			cycles
EEret	Data retention	10			years

Submit Documentation Feedback

Copyright © 2007-2010, Texas Instruments Incorporated

 ⁽¹⁾ For more information about VCXO configuration, and crystal recommendation, see application report (SCAA085).
 (2) Pulling range depends on crystal-type, on-chip crystal load capacitance and PCB stray capacitance; pulling range of min ±120 ppm applies for crystal listed in the application report (SCAA085).

TIMING REQUIREMENTS

over recommended ranges of supply voltage, load, and operating free-air temperature

	-		MIN	NOM	MAX	UNIT
CLK_IN	REQUIREMENTS				-	
	LVCMOC algali input fraguesia	PLL bypass mode	0		160	N 41 1-
t _{CLK}	LVCMOS clock input frequency	PLL mode	8		160	MHz
t _r / t _f	Rise and fall time CLK signal (20%	to 80%)			3	ns
duty _{CLK}	Duty cycle CLK at V _{DD} /2		40%		60%	

		STANE MOI		FAST MODE		UNIT
		MIN	MAX	MIN	MAX	
SDA/SCL T	MING REQUIREMENTS (see Figure 12)				·	
f _{SCL}	SCL clock frequency	0	100	0	400	kHz
t _{su(START)}	START setup time (SCL high before SDA low)	4.7		0.6		μS
t _{h(START)}	START hold time (SCL low after SDA low)	4		0.6		μS
t _{w(SCLL)}	SCL low-pulse duration	4.7		1.3		μS
t _{w(SCLH)}	SCL high-pulse duration	4		0.6		μS
t _{h(SDA)}	SDA hold time (SDA valid after SCL low)	0	3.45	0	0.9	μS
t _{su(SDA)}	SDA setup time	250		100		ns
t _r	SCL/SDA input rise time		1000		300	ns
t _f	SCL/SDA input fall time		300		300	ns
t _{su(STOP)}	STOP setup time	4		0.6		μS
t _{BUS}	Bus free time between a STOP and START condition	4.7		1.3		μS



DEVICE CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP(1)	MAX	UNIT
OVERA	LL PARAMETER						
	2 1 1/ 5 2	All outputs off, $f_{(CLK)} = 27 \text{ MHz}$,	All PLLS on		29		
I _{DD}	Supply current (see Figure 3)	f _(VCO) = 135 MHz	Per PLL		9		mA
	Output supply current (see Figure 4 and	No load, all outputs on,	CDCE937, V _{DDOUT} = 3.3 V		3.1		
I _{DDOUT}	Figure 5	f _{OUT} = 27 MHz	CDCEL937, V _{DDOUT} = 1.8 V		1.5		mA
I _{DD(PD)}	Power-down current. Every circuit powered down except SDA/SCL	f _{IN} = 0 MHz,	V _{DD} = 1.9 V		50		μА
V _(PUC)	Supply voltage Vdd threshold for power-up control circuit			0.85		1.45	V
f _(VCO)	VCO frequency range of PLL			80		230	MHz
,	11/01/02	Vddout = 3.3 V		230			
f _{OUT}	LVCMOS output frequency	Vddout = 1.8 V		230			MHz
LVCMO	S PARAMETER	<u> </u>					
V _{IK}	LVCMOS input voltage	$V_{DD} = 1.7 \text{ V}; I_{I} = -18 \text{ mA}$				-1.2	V
l _l	LVCMOS Input current	$VI = 0 \text{ V or } V_{DD}; V_{DD} = 1.9 \text{ V}$				±5	μА
I _{IH}	LVCMOS Input current for S0/S1/S2	$V_{I} = V_{DD}; V_{DD} = 1.9 \text{ V}$				5	μА
I _{IL}	LVCMOS Input current for S0/S1/S2	V _I = 0 V; V _{DD} = 1.9 V				-4	μА
	Input capacitance at Xin/Clk	$V_{I(Clk)} = 0 \text{ V or } V_{DD}$			6		· I
C_{l}	Input capacitance at Xout	$V_{I(Xout)} = 0 \text{ V or } V_{DD}$			2		pF
	Input capacitance at S0/S1/S2	V _{IS} = 0 V or V _{DD}			3		1
CDCE9	37 - LVCMOS PARAMETER FOR Vddout = 3	3.3 V – MODE		·			
		Vddout = 3 V, $I_{OH} = -0.1 \text{ mA}$		2.9			1
V_{OH}	LVCMOS high-level output voltage	Vddout = 3 V, I _{OH} = -8 mA		2.4			V
		Vddout = 3 V, $I_{OH} = -12 \text{ mA}$	2.2			1	
		Vddout = 3 V, I _{OL} = 0.1 mA				0.1	
V_{OL}	LVCMOS low-level output voltage	Vddout = 3 V, I _{OL} = 8 mA				0.5	V
		Vddout = 3 V, I _{OL} = 12 mA				0.8	i
t _{PLH} , t _{PHL}	Propagation delay	All PLL bypass			3.2		ns
t_r/t_f	Rise and fall time	Vddout= 3.3 V (20%-80%)			0.6		ns
	Cycle-to-cycle jitter ⁽²⁾ (3)	1 PLL switching, Y2-to-Y3			60	90	l no
t _{jit(cc)}	Cycle-to-cycle jitter (7 (7)	3 PLL switching, Y2-to-Y7		100 150		ps	
t	Peak-to-peak period jitter ⁽³⁾	1 PLL switching, Y2-to-Y3			70	100	ne
t _{jit(per)}	i ean-to-pean periou jitter	3 PLL switching, Y2-to-Y7		120 180			ps
	Output skew (4), See Table 2	f _{OUT} = 50 MHz; Y1-to-Y3		6		60	
t _{sk(o)}	Output Skew V/, See Table 2	f _{OUT} = 50 MHz; Y2-to-Y5				160	ps
odc	Output duty cycle (5)	f _{VCO} = 100 MHz; Pdiv = 1		45%	-	55%	·

⁽¹⁾ All typical values are at respective nominal V_{DD} .

^{(2) 10000} cycles

⁽³⁾ Jitter depends on configuration. Data is taken under the following conditions: 1-PLL: f_{IN} = 27MHz, Y2/3 = 27 MHz, (measured at Y2), 3-PLL: f_{IN} = 27 MHz, Y2/3 = 27 MHz (measured at Y2), Y4/5 = 16.384 MHz, Y6/7 = 74.25 MHz

⁽⁴⁾ The tsk(o) specification is only valid for equal loading of each bank of outputs, and outputs are generated from the same divider; data taking on rising edge (tr).

⁽⁵⁾ odc depends on output rise and fall time (t_r/t_f).



DEVICE CHARACTERISTICS (continued)

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP(1)	MAX	UNIT
CDCE	937 - LVCMOS PARAMETER for Vddout	= 2.5 V - Mode				
		$Vddout = 2.3 V, I_{OH} = -0.1 mA$	2.2			-
V_{OH}	LVCMOS high-level output voltage	Vddout = 2.3 V, I _{OH} = -6 mA	1.7			V
		$Vddout = 2.3 \text{ V}, I_{OH} = -10 \text{ mA}$	1.6			ì
		Vddout = 2.3 V, I _{OL} = 0.1 mA			0.1	
V_{OL}	LVCMOS low-level output voltage	Vddout = 2.3 V, I _{OL} = 6 mA			0.5	V
		Vddout = 2.3 V, I _{OL} = 10 mA			0.7	ı
t _{PLH} , t _{PHL}	Propagation delay	All PLL bypass		3.4		ns
t _r /t _f	Rise and fall time	Vddout = 2.5 V (20%-80%)		0.8		ns
	6 (7)	1 PLL switching, Y2-to-Y3		60	90	-
t _{jit(cc)}	Cycle-to-cycle jitter ⁽⁶⁾ (7)	3 PLL switching, Y2-to-Y7		100	150	ps
	5	1 PLL switching, Y2-to-Y3		70	100	-
t _{jit(per)}	Peak-to-peak period jitter ⁽⁸⁾	3 PLL switching, Y2-to-Y7		120	180	ps
	(8) 0 7 11 0	f _{OUT} = 50 MHz; Y1-to-Y3			60	-
t _{sk(o)}	Output skew ⁽⁸⁾ , See Table 2	f _{OUT} = 50 MHz; Y2-to-Y5			160	ps
odc	Output duty cycle ⁽⁹⁾	f _(VCO) = 100 MHz; Pdiv = 1	45%		55%	-
CDCEL	937 — LVCMOS PARAMETER for Vddo	ut = 1.8 V - Mode	<u> </u>		<u> </u>	
		$Vddout = 1.7 V, I_{OH} = -0.1 mA$	-0.1 mA 1.6			-
V_{OH}	LVCMOS high-level output voltage	$Vddout = 1.7 V, I_{OH} = -4 mA$	1.4			V
		Vddout = 1.7 V, I _{OH} = -8 mA	1.1			i
		Vddout = 1.7 V, I _{OL} = 0.1 mA			0.1	
V_{OL}	LVCMOS low-level output voltage	Vddout = 1.7 V, I _{OL} = 4 mA			0.3	V
		Vddout = 1.7 V, I _{OL} = 8 mA			0.6	Ī
t _{PLH} , t _{PHL}	Propagation delay	All PLL bypass		2.6		ns
t _r /t _f	Rise and fall time	Vddout= 1.8 V (20%-80%)		0.7		ns
	G 1	1 PLL switching, Y2-to-Y3		70	120	
t _{jit(cc)}	Cycle-to-cycle jitter ⁽⁶⁾ (7)	3 PLL switching, Y2-to-Y7		100	150	ps
	D 1	1 PLL switching, Y2-to-Y3		90	140	ps
t _{jit(per)}	Peak-to-peak period jitter ⁽⁷⁾	3 PLL switching, Y2-to-Y7		120	190	
	C (8) C . T	f _{OUT} = 50 MHz; Y1-to-Y3			60	1
t _{sk(o)}	Output skew ⁽⁸⁾ , See Table 2	f _{OUT} = 50 MHz; Y2-to-Y5			160	ps
odc	Output duty cycle ⁽⁹⁾	f _(VCO) = 100 MHz; Pdiv = 1	45%		55%	-
SDA/S	CL PARAMETER					
V _{IK}	SCL and SDA input clamp voltage	$V_{DD} = 1.7 \text{ V}; I_{I} = -18 \text{ mA}$			-1.2	V
I _{IH}	SCL and SDA input current	$V_{I} = V_{DD}; V_{DD} = 1.9 \text{ V}$			±10	μА
V _{IH}	SDA/SCL input high voltage (10)		0.7 V _{DD}			V
V _{IL}	SDA/SCL input low voltage ⁽¹⁰⁾				0.3 V _{DD}	V
V _{OL}	SDA low-level output voltage	I _{OL} = 3 mA, V _{DD} = 1.7 V			0.2 V _{DD}	V
Cı	SCL/SDA Input capacitance	$V_1 = 0 \text{ V or } V_{DD}$		3	10	pF

¹⁰⁰⁰⁰ cycles.

Jitter depends on configuration. Data is taken under the following conditions: 1-PLL: $f_{IN} = 27$ MHz, Y2/3 = 27 MHz, (measured at Y2), 3-PLL: $f_{IN} = 27$ MHz, Y2/3 = 27 MHz (measured at Y2), Y4/5 = 16.384 MHz, Y6/7 = 74.25 MHz

The tsk(o) specification is only valid for equal loading of each bank of outputs, and outputs are generated from the same divider; data

taking on rising edge (tr).

⁽⁹⁾ odc depends on output rise and fall time (t_r/t_f) . (10) SDA and SCL pins are 3.3 V tolerant.



PARAMETER MEASUREMENT INFORMATION




Figure 1. Test Load





Figure 2. Test Load for $50-\Omega$ Board Environment



TYPICAL CHARACTERISTICS




OUTPUT FREQUENCY 30 V_{DD} = 1.8 V, $V_{DDOUT} = 3.3 V$ 25 No Load 7 Outputs on 20 IDDOUT - mA 5 Outputs on 15 1 Output on 10 3 Outputs on 5 All Outputs off 90 110 130 150 170 190 210 230 30 10 f_{OUT} - Output Frequency - MHz

CDCE937

OUTPUT CURRENT

Figure 4.





APPLICATION INFORMATION

CONTROL TERMINAL SETTING

The CDCE937/CDCEL937 has three user-definable control terminals (S0, S1, and S2) which allow external control of device settings. They can be programmed to any of the following setting:

- Spread spectrum clocking selection → spread type and spread amount selection
- Frequency selection → switching between any of two user-defined frequencies
- Output state selection → output configuration and power down control

The user can predefine up to eight different control settings. Table 1 and Table 2 explain these settings.

Table 1. Control Terminal Definition

External Control Bits	PLL1 Setting		PLL2 Setting		PLL3 Setting		Y1 Setting			
Control Function	PLL Frequency Selection	SSC Selection	Output Y2/Y3 Selection	PLL Frequency Selection	SSC Selection	Output Y4/Y5 Selection	PLL Frequency Selection	SSC Selection	Output Y6/Y7 Selection	Output Y1 and Power-Down Selection

Table 2. PLLx Setting (can be selected for each PLL individual)(1)

	SSC Selection (Center/Down)									
	SSCx [3-bits]		Center	Down						
0	0	0	0% (off)	0% (off)						
0	0	1	±0.25%	-0.25%						
0	1	0	±0.5%	-0.5%						
0	1	1	±0.75%	-0.75%						
1	0	0	±1.0%	-1.0%						
1	0	1	±1.25%	-1.25%						
1	1	0	±1.5%	-1.5%						
1	1	1	±2.0%	-2.0%						
	FF	REQUENCY SELE	CTION ⁽²⁾							
F	Sx		FUNCTION							
	0		Frequency0							
	1		Frequency1							
	OUTI	PUT SELECTION	⁽³⁾ (Y2 Y7)							
Y	xYx	FUNCTION								
	0	State0								
	1		State1							

- 1) Center/Down-Spread, Frequency0/1 and State0/1 are user-definable in PLLx Configuration Register;
- (2) Frequency0 and Frequency1 can be any frequency within the specified f_{VCO} range.
- 3) State0/1 selection is valid for both outputs of the corresponding PLL module and can be power down, 3-state, low or active

Table 3. Y1 Setting⁽¹⁾

Y1 SELECTION					
Y1	FUNCTION				
0	State 0				
1	State 1				

 State0 and State1 are user definable in Generic Configuration Register and can be power down, 3-state, low, or active.

Submit Documentation Feedback



S1/SDA and S2/SCL pins of the CDCE937/CDCEL937 are dual function pins. In default configuration they are defined as SDA/SCL for the serial interface. They can be programmed as control-pins (S1/S2) by setting the relevant bits in the EEPROM. Note that the changes to the Control register (Bit [6] of Byte [02]) have no effect until they are written into the EEPROM.

Once they are set as control pins, the serial programming interface is no longer available. However, if V_{DDOUT} is forced to GND, the two control-pins, S1 and S2, temporally act as serial programming pins (SDA/SCL).

S0 is not a multi-use pin, it is a control pin only.

DEFAULT DEVICE SETTING

The internal EEPROM of CDCE937/CDCEL937 is preconfigured as shown in Figure 6. (The input frequency is passed through to the output as a default). This allows the device to operate in default mode without the extra production step of program it. The default setting appears after power is supplied or after power-down/up sequence until it is re-programmed by the user to a different application configuration. A new register setting is programmed via the serial SDA/SCL Interface.




Figure 6. Default Device Setting

Table 4 shows the factory default setting for the Control Terminal Register (external control pins). In normal operation, all 8 register settings are available, but in the default configuration only the first two settings (0 and 1) can be selected with S0, as S1 and S2 configured as programming pins in default mode.

			Y1	PLL1 Settings			PLL2 Settings			PLL3 Settings		
External Control Pins		Output Selection	Frequency Selection	SSC Selection	Output Selection	Frequenc y Selection	SSC Selection	Output Selection	Frequenc y Selection	SSC Selection	Output Selection	
S2	S1	S0	Y1	FS1	SSC1	Y2Y3	FS2	SSC2	Y4Y5	FS3	SSC3	Y6Y7
SCL (I2C)	SDA (I2C)	0	3-state	f _{VCO1_0}	off	3-state	f _{VCO2_0}	off	3-state	f _{VCO1_0}	off	3-state
SCL (I2C)	SDA (I2C)	1	enabled	f _{VCO1_0}	off	enabled	f _{VCO2_0}	off	enabled	f _{VCO1_0}	off	enabled

⁽¹⁾ In default mode or when programmed respectively, S1 and S2 act as serial programming interface, SDA/SCL. They do not have any control-pin function but they are internally interpreted as if S1=0 and S2=0. S0, however, is a control-pin which in the default mode switches all outputs ON or OFF (as previously predefined).

nts Incorporated Submit Documentation Feedback

1/0



SDA/SCL SERIAL INTERFACE

The CDCE937/CDCEL937 operates as a slave device of the 2-wire serial SDA/SCL bus, compatible with the popular SMBus or I²C specification. It operates in the standard-mode transfer (up to 100kbit/s) and fast-mode transfer (up to 400kbit/s) and supports 7-bit addressing.

The S1/SDA and S2/SCL pins of the CDC9xx are dual function pins. In the default configuration they are used as SDA/SCL serial programming interface. They can be re-programmed as general purpose control pins, S1 and S2, by changing the corresponding EEPROM setting, Byte 02, Bit [6].

DATA PROTOCOL

The device supports Byte Write and Byte Read and Block Write and Block Read operations.

For Byte Write/Read operations, the system controller can individually access addressed bytes.

For *Block Write/Read* operations, the bytes are accessed in sequential order from lowest to highest byte (with most significant bit first) with the ability to stop after any complete byte has been transferred. The numbers of Bytes read-out are defined by Byte Count in the Generic Configuration Register. At Block Read instruction all bytes defined in the Byte Count has to be readout to correctly finish the read cycle.

Once a byte has been sent, it is written into the internal register and is effective immediately. This applies to each transferred byte independent of whether this is a *Byte Write* or a *Block Write* sequence.

If the EEPROM Write Cycle is initiated, the internal SDA register contents are written into the EEPROM. During this write cycle, data is not accepted at the SDA/SCL bus until the write cycle is completed. However, data can be read during the programming sequence (Byte Read or Block Read). The programming status can be monitored by reading *EEPIP*, Byte 01–Bit [6].

The offset of the indexed byte is encoded in the command code, as described in Table 5.

1

 $A1^{(1)}$ $A0^{(1)}$ DEVICE R/W A6 **A5** Α4 **A3** A2 CDCE913/CDCEL913 1 0 0 0 1/0 1 1 1 CDCE925/CDCEL925 1 1 0 0 1 0 0 1/0 CDCE937/CDCEL937 1 1 0 1 1 0 1 1/0

1

1

Table 5. Slave Receiver Address (7 Bits)

0

COMMAND CODE DEFINITION

1

CDCE949/CDCEL949

Table 6. Command Code Definition

BIT	DESCRIPTION
7	0 = Block Read or Block Write operation 1 = Byte Read or Byte Write operation
(6:0)	Byte Offset for Byte Read, Block Read, Byte Write and Block Write operation.

Submit Documentation Feedback

⁽¹⁾ Address bits A0 and A1 are programmable via the SDA/SCL bus (Byte 01, Bit [1:0]). This allows addressing up to 4 devices connected to the same SDA/SCL bus. The least-significant bit of the address byte designates a write or read operation.

Generic Programming Sequence




Figure 7. Generic Programming Sequence

Byte Write Programming Sequence



Figure 8. Byte Write Protocol

Byte Read Programming Sequence





Figure 9. Byte Read Protocol

Block Write Programming Sequence



(1) Data byte 0 bits [7:0] is reserved for Revision Code and Vendor Identification. Also, it is used for internal test purpose and should not be overwritten.

Figure 10. Block Write Protocol

Block Read Programming Sequence




Figure 11. Block Read Protocol

Timing Diagram for the SDA/SCL Serial Control Interface




Figure 12. Timing Diagram for SDA/SCL Serial Control Interface

SDA/SCL HARDWARE INTERFACE

Figure 13 shows how the CDCE937/CDCEL937 clock synthesizer is connected to the SDA/SCL serial interface bus. Multiple devices can be connected to the bus but the speed may need to be reduced (400 kHz is the maximum) if many devices are connected.

Note that the pullup resistors (R_P) depends on the supply voltage, bus capacitance, and number of connected devices. The recommended pullup value is 4.7 k Ω . It must meet the minimum sink current of 3 mA at V_{OLmax} = 0.4 V for the output stages (for more details see SMBus or I^2C Bus specification).




Figure 13. SDA / SCL Hardware Interface



SDA/SCL CONFIGURATION REGISTERS

The clock input, control pins, PLLs, and output stages are user configurable. The following tables and explanations describe the programmable functions of the CDCE937/CDCEL937. All settings can be manually written into the device via the SDA/SCL bus or easily programmed by using the TI Pro-Clock™ software. TI Pro-Clock™ software allows the user to quickly make all settings and automatically calculates the values for optimized performance at lowest jitter.

Table 7. SDA/SCL Registers

Address Offset	Register Description	Table
00h	Generic Configuration Register	Table 9
10h	PLL1 Configuration Register	Table 10
20h	PLL2 Configuration Register	Table 11
30h	PLL3 Configuration Register	Table 12

The grey-highlighted bits, described in the Configuration Registers tables in the following pages, belong to the Control Terminal Register. The user can predefine up to eight different control settings. These settings then can be selected by the external control pins, S0, S1, and S2 (see the *Control Terminal Configuration* section).

Table 8. Configuration Register, External Control Terminals

			Y1	PLL1 Settings			P	LL2 Settings	i	PLL3 Settings					
	External Control Pins					Output Selection	Freq. Selection	SSC Selection	Output Selection	Freq. Selection	SSC Selection	Output Selection	Freq. Selection	SSC Selection	Output Selection
	S2	S1	S0	Y1	FS1	SSC1	Y2Y3	FS2	SSC2	Y4Y5	FS3	SSC3	Y6Y7		
0	0	0	0	Y1_0	FS1_0	SSC1_0	Y2Y3_0	FS2_0	SSC2_0	Y4Y5_0	FS3_0	SSC3_0	Y6Y7_0		
1	0	0	1	Y1_1	FS1_1	SSC1_1	Y2Y3_1	FS2_1	SSC2_1	Y4Y5_1	FS3_1	SSC3_1	Y6Y7_1		
2	0	1	0	Y1_2	FS1_2	SSC1_2	Y2Y3_2	FS2_2	SSC2_2	Y4Y5_2	FS3_2	SSC3_2	Y6Y7_2		
3	0	1	1	Y1_3	FS1_3	SSC1_3	Y2Y3_3	FS2_3	SSC2_3	Y4Y5_3	FS3_3	SSC3_3	Y6Y7_3		
4	1	0	0	Y1_4	FS1_4	SSC1_4	Y2Y3_4	FS2_4	SSC2_4	Y4Y5_4	FS3_4	SSC3_4	Y6Y7_4		
5	1	0	1	Y1_5	FS1_5	SSC1_5	Y2Y3_5	FS2_5	SSC2_5	Y4Y5_5	FS3_5	SSC3_5	Y6Y7_5		
6	1	1	0	Y1_6	FS1_6	SSC1_6	Y2Y3_6	FS2_6	SSC2_6	Y4Y5_6	FS3_6	SSC3_6	Y6Y7_6		
7	1	1	1	Y1_7	FS1_7	SSC1_7	Y2Y3_7	FS2_7	SSC2_7	Y4Y5_7	FS3_7	SSC3_7	Y6Y7_7		
		Addre Offset		04h	13h	10h-12h	15h	23h	20h–22h	25h	33h	30h-32h	35h		

⁽¹⁾ Address Offset refers to the byte address in the Configuration Register in the following pages.



Table 9. Generic Configuration Register

Offset ⁽¹⁾	Bit ⁽²⁾	Acronym	Default ⁽³⁾	Description							
	7	E_EL	Xb	Device identification (read-only): 1 is CDCE937 (3.3 V), 0 is CDCEL937 (1.8 V)							
00h	6:4	RID	Xb	Revision Identification Number (read only)							
	3:0	VID	1h	endor Identification Number (read only)							
	7	_	0b	Reserved – always write 0							
	6	EEPIP	0b	EEPROM Programming Status: (4) (read only) 0 – EEPROM programming is completed 1 – EEPROM is in programming mode							
	5	EELOCK	0b	Permanently Lock EEPROM Data ⁽⁵⁾ 0 – EEPROM is not locked 1 – EEPROM will be permanently locked							
01h	4	PWDN	Ob	Device Power Down (overwrites S0/S1/S2 setting; configuration register settings are unchanged) Note: PWDN cannot be set to 1 in the EEPROM. 0 – device active (PLL1 and all outputs are enabled) 1 – device power down (PLL1 in power down and all outputs in 3-state)							
	3:2	INCLK	00b	Input clock selection: 00 – Xtal 01 – VCXO 10 – LVCMOS 11 – reserved							
	1:0	SLAVE_ADR	01b	Programmable Address Bits A0 and A1 of the Slave Receiver Address							
	7	M1	1b	Clock source selection for output Y1: 0 – input clock 1 – PLL1 clock							
001	6	SPICON	0b	Operation mode selection for pin 18/19 ⁽⁶⁾ 0 – serial programming interface SDA (pin 19) and SCL (pin 18) 1 – control pins S1 (pin 19) and S2 (pin 18)							
02h	5:4	Y1_ST1	11b	Y1-State0/1 Definition							
	3:2	Y1_ST0	01b	00 – device power down (all PLLs in power down and all outputs in 3-State) 10 – Y1 disabled to low 11 – Y1 disabled to 3-state 11 – Y1 enabled							
	1:0	Pdiv1 [9:8]	001h	10-Bit Y1-Output-Divider Pdiv1: 0 – divider reset and stand-by							
03h	7:0	Pdiv1 [7:0]	00111	1-to-1023 – divider value							
	7	Y1_7	0b	Y1_ST0/Y1_ST1 State Selection ⁽⁷⁾							
	6	Y1_6	0b	0 – State0 (predefined by Y1_ST0)							
	5	Y1_5	0b	1 – State1 (predefined by Y1_ST1)							
04h	4	Y1_4	0b								
0411	3	Y1_3	0b								
	2	Y1_2	0b								
	1	Y1_1	1b								
	0	Y1_0	0b								
05h	7:3	XCSEL	0Ah	Crystal Load Capacitor Selection (8) $00h \rightarrow 0 \text{ pF}$ $01h \rightarrow 1 \text{ pF}$ $02h \rightarrow 2 \text{ pF}$ \vdots $14h\text{-to-1Fh} \rightarrow 20 \text{ pF}$ $ver \\ ver $							
	2:0		0b	Reserved – do not write other than 0							
06h	7:1	BCOUNT	40h	7-Bit Byte Count (defines the number of bytes which will be sent from this device at the next Block Read transfer); all bytes have to be read out to correctly finish the read cycle.)							
UDII	0	EEWRITE	0b	Initiate EEPROM Write Cycle ^{(4) (9)} 0– no EEPROM write cycle 1 – start EEPROM write cycle (internal configuration register is saved to the EEPROM)							

- (1) Writing data beyond '40h' may affect device function.
- (2) All data transferred with the MSB first.
- (3) Unless customer-specific setting.
- (4) During EEPROM programming, no data is allowed to be sent to the device via the SDA/SCL bus until the programming sequence is completed. Data, however, can be read out during the programming sequence (Byte Read or Block Read).
- (5) If this bit is set to high in the EEPROM, the actual data in the EEPROM will be permanently locked. There is no further programming possible. Data, however can still be written via SDA/SCL bus to the internal register to change device function on the fly. But new data can no longer be saved to the EEPROM. EELOCK is effective only, if written into the EEPROM!
- (6) Selection of "control pins" is effective only if written into the EEPROM. Once written into the EEPROM, the serial programming pins are no longer available. However, if V_{DDOUT} is forced to GND, the two control pins, S1 and S2, temporally act as serial programming pins (SDA/SCL), and the two slave receiver address bits are reset to A0="0" and A1="0".
- (7) These are the bits of the Control Terminal Register. The user can predefine up to eight different control settings. These settings then can be selected by the external control pins, S0, S1, and S2.
- (8) The internal load capacitor (C1, C2) has to be used to achieve the best clock performance. External capacitors should be used only to finely adjust C_L by a few pF's. The value of C_L can be programmed with a resolution of 1 pF for a crystal load range of 0 pF to 20 pF. For C_L > 20 pF, use additional external capacitors. Also, the value of the device input capacitance has to be considered which always adds 1.5 pF (6 pF//2 pF) to the selected C_L. For more information about VCXO configuration and crystal recommendation, see application report SCAA085.
- (9) Note: The EEPROM WRITE bit must be sent last. This ensures that the content of all internal registers are stored in the EEPROM. The EEWRITE cycle is initiated with the rising edge of the EEWRITE bit. A static level high does not trigger an EEPROM WRITE cycle. The EEWRITE bit has to be reset to low after the programming is completed. The programming status can be monitored by reading out EEPIP. If EELOCK is set to high, no EEPROM programming is possible.

Submit Documentation Feedback



www.ti.com



Table 9. Generic Configuration Register (continued)

Offset ⁽¹⁾	Bit ⁽²⁾	Acronym	Default ⁽³⁾	Description
07h-0Fh		_	0h	Unused address range

Table 10. PLL1 Configuration Register

OFFSET ⁽¹⁾	Bit ⁽²⁾	Acronym	Default (3)	DESCRIPTION			
	7:5	SSC1_7 [2:0]	000b	SSC1: PLL1 SSC Selection (Modulation Amount) ⁽⁴⁾			
10h	4:2	SSC1_6 [2:0]	000b	Down Center			
	1:0	SSC1_5 [2:1]	0001	000 (off) 000 (off) 001 – 0.25% 001 ± 0.25%			
	7	SSC1_5 [0]	000b	010 - 0.5% 010 ± 0.5%			
445	6:4	SSC1_4 [2:0]	000b	011 - 0.75% 011 ± 0.75% 100 - 1.0% 100 ± 1.0%			
11h	3:1	SSC1_3 [2:0]	000b	101 – 1.25% 101 ± 1.25%			
	0	SSC1_2 [2]	0006	110 – 1.5% 110 ± 1.5% 111 – 2.0% 111 ± 2.0%			
	7:6	SSC1_2 [1:0]	000b				
12h	5:3	SSC1_1 [2:0]	000b				
	2:0	SSC1_0 [2:0]	000b				
	7	FS1_7	0b	FS1_x: PLL1 Frequency Selection ⁽⁴⁾			
	6	FS1_6	0b	0 – f _{VCO1_0} (predefined by PLL1_0 – Multiplier/Divider value)			
	5	FS1_5	0b	1 – f _{VCO1_1} (predefined by PLL1_1 – Multiplier/Divider value)			
13h	4	FS1_4	0b				
1311	3	FS1_3	0b				
	2	FS1_2	0b				
	1	FS1_1	0b				
	0	FS1_0	0b				
	7	MUX1	1b	PLL1 Multiplexer: 0 - PLL1 1 - PLL1 Bypass (PLL1 is in power down)			
	6	M2	1b	Output Y2 Multiplexer: 0 - Pdiv1 1 - Pdiv2			
14h	5:4	М3	10b	Output Y3 Multiplexer: 00 - Pdiv1-Divider 01 - Pdiv2-Divider 10 - Pdiv3-Divider 11 - reserved			
	3:2	Y2Y3_ST1	11b	00 – Y2/Y3 disabled to 3-State (PLL1 is in power down)			
	1:0	Y2Y3_ST0	01b	Y2, Y3-State0/1definition: 01 – Y2/Y3 disabled to 3-State 10–Y2/Y3 disabled to low 11 – Y2/Y3 enabled			
	7	Y2Y3_7	0b	Y2Y3_x Output State Selection ⁽⁴⁾			
	6	Y2Y3_6	0b	0 – state0 (predefined by Y2Y3_ST0)			
	5	Y2Y3_5	0b	1 – state1 (predefined by Y2Y3_ST1)			
1 <i>F</i> h	4	Y2Y3_4	0b				
15h	3	Y2Y3_3	0b				
	2	Y2Y3_2	0b				
	1	Y2Y3_1	1b				
	0	Y2Y3_0	0b				

- Writing data beyond 40h may adversely affect device function.
- All data is transferred MSB-first. Unless a custom setting is used
- The user can predefine up to eight different control settings. In normal device operation, these settings can be selected by the external control pins, S0, S1, and S2.



Table 10. PLL1 Configuration Register (continued)

OFFSET ⁽¹⁾	Bit ⁽²⁾	Acronym	Default (3)		DESCRIPTION			
16h	7	SSC1DC	0b	PLL1 SSC down/center selection:	0 – down 1 – center			
1011	6:0	Pdiv2	01h	7-Bit Y2-Output-Divider Pdiv2:	0 – reset and stand-by 1-to-127 is divider value			
17h	7	_	0b	Reserved – do not write others than	0			
1711	6:0	Pdiv3	01h	7-Bit Y3-Output-Divider Pdiv3:	0 – reset and stand-by 1-to-127 is divider value			
18h	7:0	PLL1_0N [11:4]	004h	PLL1_0 ⁽⁵⁾ : 30-Bit Multiplier/Divider v				
40h	7:4	PLL1_0N [3:0]	00411	(for more information, see paragraph	n PLL Multiplier/Divider Definition).			
19h	3:0	PLL1_0R [8:5]	0006					
4.01-	7:3	PLL1_0R[4:0]	000h					
1Ah	2:0	PLL1_0Q [5:3]	401					
	7:5	PLL1_0Q [2:0]	10h					
	4:2	PLL1_0P [2:0]	010b					
1Bh	1:0	VCO1_0_RANGE	00b	$f_{VCO1_0} \text{ range selection:} \qquad 00 - f_{VCO1_0} < 125 \text{ MHz} \\ 01 - 125 \text{ MHz} \le f_{VCO1_0} < 150 \text{ MHz} \\ 10 - 150 \text{ MHz} \le f_{VCO1_0} < 175 \text{ MHz} \\ 11 - f_{VCO1_0} \ge 175 \text{ MHz} $				
1Ch	7:0	PLL1_1N [11:4]	0041	PLL1_1 (5): 30-Bit Multiplier/Divider v				
1Dh	7:4	PLL1_1N [3:0]	004h	(for more information see paragraph PLL Multiplier/Divider Definition)				
IDN	3:0	PLL1_1R [8:5]	0001-					
1Eh	7:3	PLL1_1R[4:0]	000h					
IEN	2:0	PLL1_1Q [5:3]	10h					
	7:5	PLL1_1Q [2:0]	1011	10h				
	4:2	PLL1_1P [2:0]	010b					
1Fh	1:0	VCO1_1_RANGE	00b	f _{VCO1_1} range selection:	$00 - f_{VCO1_1} < 125 \text{ MHz}$ $01 - 125 \text{ MHz} \le f_{VCO1_1} < 150 \text{ MHz}$ $10 - 150 \text{ MHz} \le f_{VCO1_1} < 175 \text{ MHz}$ $11 - f_{VCO1_1} \ge 175 \text{ MHz}$			

⁽⁵⁾ PLL settings limits: 16≤q≤63, 0≤p≤7, 0≤r≤511, 0<N<4096



Table 11. PLL2 Configuration Register

OFFSET ⁽¹⁾	Bit ⁽²⁾	Acronym	Default ⁽³⁾		DESCRIPTION	
	7:5	SSC2_7 [2:0]	000b	SSC2: PLL2 SSC Selection	n (Modulation Amount) (4)	
20h	4:2	SSC2_6 [2:0]	000b	Down	Center	
	1:0	SSC2_5 [2:1]	0001	000 (off) 001 – 0.25%	000 (off) 001 ± 0.25%	
	7	SSC2_5 [0]	000b	010 – 0.5%	010 ± 0.5%	
041	6:4	SSC2_4 [2:0]	000b	011 – 0.75% 100 – 1.0%	011 ± 0.75% 100 ± 1.0%	
21h	3:1	SSC2_3 [2:0]	000b	101 – 1.25%	101 ± 1.25%	
	0	SSC2_2 [2]	0006	110 – 1.5% 111 – 2.0%	110 ± 1.5% 111 ± 2.0%	
	7:6	SSC2_2 [1:0]	000b			
22h	5:3	SSC2_1 [2:0]	000b			
	2:0	SSC2_0 [2:0]	000b			
	7	FS2_7	0b	FS2_x: PLL2 Frequency S	election ⁽⁴⁾	
	6	FS2_6	0b	0 – f _{VCO2 0} (predefine	ed by PLL2_0 - Multiplier/Divider value)	
	5	FS2_5	0b	1 – f _{VCO2_1} (predefine	ed by PLL2_1 - Multiplier/Divider value)	
004	4	FS2_4	0b			
23h	3	FS2_3	0b			
	2	FS2_2	0b			
	1	FS2_1	0b			
	0	FS2_0	0b			
	7	MUX2	1b	PLL2 Multiplexer:	0 - PLL2 1 - PLL2 Bypass (PLL2 is in power down)	
	6	M4	1b	Output Y4 Multiplexer:	0 – Pdiv2 1 – Pdiv4	
24h	5:4	M5	10b	Output Y5 Multiplexer:	00 – Pdiv2-Divider 01 – Pdiv4-Divider 10 – Pdiv5-Divider 11 – reserved	
	3:2	Y4Y5_ST1	11b	Y4,	00 – Y4/Y5 disabled to 3-State (PLL2 is in power down)	
	1:0	Y4Y5_ST0	01b	Y5-State0/1definition:	01 – Y4/Y5 disabled to 3-State 10–Y4/Y5 disabled to low 11 – Y4/Y5 enabled	
	7	Y4Y5_7	0b	Y4Y5_x Output State Select	ction ⁽⁴⁾	
	6	Y4Y5_6	0b	0 – state0 (predefine	ed by Y4Y5_ST0)	
	5	Y4Y5_5	0b	1 – state1 (predefine	ed by Y4Y5_ST1)	
25h	4	Y4Y5_4	0b			
25h	3	Y4Y5_3	0b			
	2	Y4Y5_2	0b			
	1	Y4Y5_1	1b			
	0	Y4Y5_0	0b			

- Writing data beyond 40h may adversely affect device function.
- All data is transferred MSB-first.
- Unless a custom setting is used
- (2) (3) (4) The user can predefine up to eight different control settings. In normal device operation, these settings can be selected by the external control pins, S0, S1, and S2.



Table 11. PLL2 Configuration Register (continued)

OFFSET ⁽¹⁾	Bit ⁽²⁾	Acronym	Default ⁽³⁾	DESCRIPTION			
26h	7	SSC2DC	0b	PLL2 SSC down/center selection:	0 – down 1 – center		
	6:0	Pdiv4	01h	7-Bit Y4-Output-Divider Pdiv4:	0 - reset and stand-by 1-to-127 - divider value		
27h	7	_	0b	Reserved – do not write others than 0			
2/11	6:0	Pdiv5	01h	7-Bit Y5-Output-Divider Pdiv5:	0 – reset and stand-by 1-to-127 – divider value		
28h	7:0	PLL2_0N [11:4	004h	PLL2_0 ⁽⁵⁾ : 30-Bit Multiplier/Divider value			
29h	7:4	PLL2_0N [3:0]	00411	(for more information see paragraph PL	L Multiplier/Divider Definition)		
2911	3:0	PLL2_0R [8:5]	000h				
2Ah	7:3	PLL2_0R[4:0]	UUUN				
ZAN	2:0	PLL2_0Q [5:3]	405				
	7:5	PLL2_0Q [2:0]	10h				
	4:2	PLL2_0P [2:0]	010b				
2Bh	1:0	VCO2_0_RANGE	00b	f _{VCO2_0} range selection:	ection: $ 00 - f_{VCO2_0} < 125 \text{ MHz} $ $ 01 - 125 \text{ MHz} \le f_{VCO2_0} < 150 \text{ MHz} $ $ 10 - 150 \text{ MHz} \le f_{VCO2_0} < 175 \text{ MHz} $ $ 11 - f_{VCO2_0} \ge 175 \text{ MHz} $		
2Ch	7:0	PLL2_1N [11:4]	0045	PLL2_1 (5): 30-Bit Multiplier/Divider value			
OD!	7:4	PLL2_1N [3:0]	004h	(for more information see paragraph PL	L Multiplier/Divider Definition)		
2Dh	3:0	PLL2_1R [8:5]	000h				
٥٢٠	7:3	PLL2_1R[4:0]	UUUN				
2Eh	2:0	PLL2_1Q [5:3]	405				
	7:5	PLL2_1Q [2:0]	10h				
	4:2	PLL2_1P [2:0]	010b				
2Fh	1:0	VCO2_1_RANGE	00b	f _{VCO2_1} range selection:	00 − f_{VCO2_1} < 125 MHz 01 − 125 MHz ≤ f_{VCO2_1} < 150 MHz 10 − 150 MHz ≤ f_{VCO2_1} < 175 MHz 11 − f_{VCO2_1} ≥ 175 MHz		

⁽⁵⁾ PLL settings limits: 16≤q≤63, 0≤p≤7, 0≤r≤511, 0<N<4096



Table 12. PLL3 Configuration Register

OFFSET ⁽¹⁾	Bit ⁽²⁾	Acronym	Default ⁽³⁾		DESCRIPTION					
	7:5	SSC3_7 [2:0]	000b	SSC3: PLL3 SSC Selecti	ion (Modulation Amount) (4)					
30h	4:2	SSC3_6 [2:0]	000b	Down	Center					
	1:0	SSC3_5 [2:1]	2221	000 (off) 001 – 0.25%	000 (off) 001 ± 0.25%					
	7	SSC3_5 [0]	000b	010 - 0.5%	010 ± 0.5%					
041	6:4	SSC3_4 [2:0]	000b	011 – 0.75% 100 – 1.0%	011 ± 0.75% 100 ± 1.0%					
31h	3:1	SSC3_3 [2:0]	000b	101 – 1.25%	101 ± 1.25%					
	0	SSC3_2 [2]	0001-	110 – 1.5% 111 – 2.0%	110 ± 1.5% 111 ± 2.0%					
	7:6	SSC3_2 [1:0]	000b							
32h	5:3	SSC3_1 [2:0]	000b							
	2:0	SSC3_0 [2:0]	000b							
	7	FS3_7	0b	FS3_x: PLL3 Frequency	Selection ⁽⁴⁾					
	6	FS3_6	0b	0 – f _{VCO3 0} (predefined by PLL3 0 – Multiplier/Divider value)						
	5	FS3_5	0b	1 – f _{VCO3_1} (predefined by PLL3_1 – Multiplier/Divider value)						
226	4	FS3_4	0b							
33h	3	FS3_3	0b							
	2	FS3_2	0b							
	1	FS3_1	0b							
	0	FS3_0	0b							
	7	MUX3	1b	PLL3 Multiplexer:	0 – PLL3 1 – PLL3 Bypass (PLL3 is in power down)					
	6	M6	1b	Output Y6 Multiplexer:	0 – Pdiv4 1 – Pdiv6					
34h	5:4	M7	10b	Output Y7 Multiplexer:	00 – Pdiv4-Divider 01 – Pdiv6-Divider 10 – Pdiv7-Divider 11 – reserved					
	3:2	Y6Y7_ST1	11b		00 – Y6/Y7 disabled to 3-State and PLL3 power down					
	1:0	Y6Y7_ST0	01b	Y6, Y7-State0/1definition:	01 – Y6/Y7 disabled to 3-State 10 –Y6/Y7 disabled to low 11 – Y6/Y7 enabled					
	7	Y6Y7_7	0b	Y6Y7_x Output State Sel	ection ⁽⁴⁾					
	6	Y6Y7_6	0b	0 – state0 (predefii						
	5	Y6Y7_5	0b	1 – state1 (predefined by Y6Y7_ST1)						
35h	4	Y6Y7_4	0b							
3311	3	Y6Y7_3	0b							
	2	Y6Y7_2	0b							
	1	Y6Y7_1	1b							
	0	Y6Y7_0	0b							

- Writing data beyond 40h may affect device function.
- All data is transferred MSB-first.
- (3) (4) Unless a custom setting is used
 These are the bits of the Control Terminal Register. The user can pre-define up to eight different control settings. At normal device operation, these setting can be selected by the external control pins, S0, S1, and S2.



Table 12. PLL3 Configuration Register (continued)

OFFSET ⁽¹⁾	Bit ⁽²⁾	Acronym	Default ⁽³⁾		DESCRIPTION					
36h	7	SSC3DC	0b	PLL3 SSC down/center selection:	0 – down 1 – center					
3011	6:0	Pdiv6	01h	7-Bit Y6-Output-Divider Pdiv6:	0 – reset and stand-by 1-to-127 – divider value					
0.75	7	_	0b	Reserved – do not write others than	0					
37h	6:0	Pdiv7	01h	7-Bit Y7-Output-Divider Pdiv7:	0 – reset and stand-by 1-to-127 – divider value					
38h	7:0	PLL3_0N [11:4]	004h	PLL3_0 ⁽⁵⁾ : 30-Bit Multiplier/Divider value for frequency f _{VCO3_0} (for more information see paragraph <i>PLL Multiplier/Divider Definition</i>)						
204	7:4	PLL3_0N [3:0]	0040							
39h	3:0	PLL3_0R [8:5]	0006							
0.4.5	7:3	PLL3_0R[4:0]	000h							
3Ah	2:0	PLL3_0Q [5:3]	401							
	7:5	PLL3_0Q [2:0]	10h							
	4:2	PLL3_0P [2:0]	010b							
3Bh	1:0	VCO3_0_RANGE	00b	f _{VCO3_0} range selection:	00 − f_{VCO3_0} < 125 MHz 01 − 125 MHz ≤ f_{VCO3_0} < 150 MHz 10 − 150 MHz ≤ f_{VCO3_0} < 175 MHz 11 − f_{VCO3_0} ≥ 175 MHz					
3Ch	7:0	PLL3_1N [11:4]	0041	PLL3_1 ⁽⁵⁾ : 30-Bit Multiplier/Divider v						
3Dh	7:4	PLL3_1N [3:0]	004h	(for more information see paragraph PLL Multiplier/Divider Definition)						
3011	3:0	PLL3_1R [8:5]	000h							
3Eh	7:3	PLL3_1R[4:0]	UUUN							
SEII	2:0	PLL3_1Q [5:3]	10h							
	7:5	PLL3_1Q [2:0]	1011							
	4:2	PLL3_1P [2:0]	010b							
3Fh	1:0	VCO3_1_RANGE	00b	f _{VCO3_1} range selection:	00 − f_{VCO3_1} < 125 MHz 01 − 125 MHz ≤ f_{VCO3_1} < 150 MHz 10 − 150 MHz ≤ f_{VCO3_1} < 175 MHz 11 − f_{VCO3_1} ≥ 175 MHz					

⁽⁵⁾ PLL settings limits: 16≤q≤63, 0≤p≤7, 0≤r≤511, 0<N<4096

PLL Multiplier/Divider Definition

At a given input frequency (f_{IN}), the output frequency (f_{OUT}) of the CDCE937/CDCEL937 can be calculated:

$$f_{\text{OUT}} = \frac{f_{\text{IN}}}{\text{Pdiv}} \times \frac{N}{M} \tag{1}$$

where

M (1 to 511) and N (1 to 4095) are the multiplier/divide values of the PLL;

Pdiv (1 to 127) is the output divider.

The target VCO frequency (f_{VCO}) of each PLL can be calculated:

$$f_{\text{VCO}} = f_{\text{IN}} \times \frac{N}{M} \tag{2}$$

The PLL internally operates as fractional divider and needs the following multiplier/divider settings:

Ν

$$P = 4 - int \left(log_2 \frac{N}{M} \right) [if P < 0 \text{ then } P = 0]$$

$$Q = int \left(\frac{N'}{M} \right)$$

$$R = N' - M \times Q$$

where

$$N' = N \times 2^{P}$$

 $N \ge M$
 $100 \text{ MHz} < f_{VCO} > 200 \text{ MHz}$
 $16 \le q \le 63$
 $0 \le p \le 7$
 $0 \le r \le 511$

Example:

for
$$f_{\text{IN}} = 27 \text{ MHz}$$
; M = 1; N = 4; Pdiv = 2; for $f_{\text{IN}} = 27 \text{ MHz}$; M = 2; N = 11; Pdiv = 2; \rightarrow $f_{\text{OUT}} = 54 \text{ MHz}$ \rightarrow $f_{\text{OUT}} = 74.25 \text{ MHz}$ \rightarrow $f_{\text{VCO}} = 108 \text{ MHz}$ \rightarrow $f_{\text{VCO}} = 148.50 \text{ MHz}$ \rightarrow P = 4 - int(log₂4) = 4 - 2 = 2 \rightarrow N' = 4 × 2² = 16 \rightarrow N' = 11 × 2² = 44 \rightarrow Q = int(16) = 16 \rightarrow Q = int(22) = 22 \rightarrow R = 44 - 44 = 0

The values for P, Q, R, and N' is automatically calculated when using TI Pro-Clock™ software.



REVISION HISTORY

CI	hanges from Original (August 2007) to Revision A	Page
•	Changed from the device status Product preview to Production.	1
CI	hanges from Revision A (September 2007) to Revision B	Page
•	Changed Terminal Functions Table - the pin numbers to correpond with pin outs on the package	2
•	Changed the PACKAGE THERMAL RESISTANCE table	4
•	Changed Table 9 RID default From: 0h To: Xb	16
•	Added note to PWDN description, Table 9	16
CI	hanges from Revision B (December 2007) to Revision C	Page
•	Changed Table 9 - SLAVE_ADR default value From: 00b To: 01b	16
CI	hanges from Revision C (January 2009) to Revision D	Page
•	Added Note 3: SDA and SCL can go up to 3.6V as stated in the Recommended Operating Conditions table	3
CI	hanges from Revision D (September 2009) to Revision E	Page
•	Deleted sentence - A different default setting can be programmed on customer request. Contact Texas Instruments sales or marketing representative for more information.	11
CI	hanges from Revision E (October 2009) to Revision F	Page
•	Added PLL settings limits: 16≤q≤63, 0≤p≤7, 0≤r≤511, 0 <n<4096 and="" configure="" foot="" pll1,="" pll2,="" pll3="" register="" table<="" td="" to=""><td> 18</td></n<4096>	18
•	Added PLL settings limits: 16≤q≤63, 0≤p≤7, 0≤r≤511 to PLL Multiplier/Divider Definition Section	23





9-Sep-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CDCE937PW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCE937	Samples
CDCE937PWG4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCE937	Samples
CDCE937PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCE937	Samples
CDCE937PWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCE937	Samples
CDCEL937PW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCEL937	Samples
CDCEL937PWG4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCEL937	Samples
CDCEL937PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCEL937	Samples
CDCEL937PWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCEL937	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

9-Sep-2014

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CDCE937, CDCEL937:

Automotive: CDCE937-Q1, CDCEL937-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects


PACKAGE MATERIALS INFORMATION

14-Jul-2012 www.ti.com


TAPE AND REEL INFORMATION

REEL DIMENSIONS





TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCE937PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
CDCEL937PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

www.ti.com 14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCE937PWR	TSSOP	PW	20	2000	367.0	367.0	38.0
CDCEL937PWR	TSSOP	PW	20	2000	367.0	367.0	38.0

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

power.ti.com

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

Power Mgmt

OMAP Applications Processors www.ti.com/omap **TI E2E Community** e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity