

# MEEC/MIEEC

## SIGNAL CONVERSION

---

### SAR ADC Exploiting Split-CDAC

---

#### Authors:

Martim Duarte Agostinho (70392)  
Francisco Simões Coelho Sá da Costa (70386)  
Sofia Margarida Mafra Dias Inácio (58079)

[md.agostinho@campus.fct.unl.pt](mailto:md.agostinho@campus.fct.unl.pt)  
[fsc.costa@campus.fct.unl.pt](mailto:fsc.costa@campus.fct.unl.pt)  
[sm.inacio@campus.fct.unl.pt](mailto:sm.inacio@campus.fct.unl.pt)

# Contents


<b>1</b>	<b>ARRANJAR TITULO</b>	<b>3</b>
1.1	Phase 1 . . . . .	3

# List of Figures

1	Simplified DAC circuit . . . . .	3
2	Phase 1 circuit . . . . .	3
3	Phase 1 circuit . . . . .	4

# 1 ARRANJAR TITULO


Para analisar o circuit primeiro dividir porque é diferencial. e analisar primeiro o DacCirc



**Figure 1:** Simplified DAC circuit

explicar fases


## 1.1 Phase 1



**Figure 2:** Phase 1 circuit

Where:

$$C_{eq} = C_B // \left( C_{0'} + \sum_{i=0}^{Ln} C_i \right) \quad (1)$$



**Figure 3:** Phase 1 circuit

$$Q_{\phi 1} = V_x^{\phi 1} \cdot \sum C_{Mi} + V_x^{\phi 1} \cdot \left[ C_B \left( C_{Bo'} + \sum C_{Ln} \right) \right] = V_{in} [S_{MC} + C_{eq}] \quad (2)$$

## References