

MEEC/MIEEC

RADIO FREQUENCY ELECTRONICS

Low Noise Amplifier - Part I

Authors:

Martim Duarte Agostinho (70392) Francisco Simões Coelho Sá da Costa (70386) Sofia Margarida Mafra Dias Inácio (58079)

```
md.agostinho@campus.fct.unl.pt
   fsc.costa@campus.fct.unl.pt
   sm.inacio@campus.fct.unl.pt
```



Contents

1	Introduction	3
2	Design of the LNA	3
	2.1 Transistor Bias Network	3
	2.2 S-parameters with packaging effects	
	2.3 Transistor validation for the given bias point	
	2.4 Stability	
	2.5 Input and output matching networks	
	2.6 Gain and Noise Factor	
3	Simulation	4
	3.1 Validation of the LNA design	4
	3.2 Input and output matching networks design optimization	
4	Conclusion	4




List of Figures

1 Introduction

2 Design of the LNA

2.1 Transistor Bias Network

The DC bias point of a transistor directly influences its small-signal S-parameters, and hence the gain, noise figure and stability of the LNA. This makes this step crucial. Figure ?? shows the biasing circuit and its Thévenin equivalent used to simplify analysis.



(a) Transistor DC biasing circuit

(b) Bias circuit equivalent circuit

As shown in Figure 1b the Thévenin equivalent is given by the equations 1, replacing the R_1 , R_2 voltage divider.

$$R_{TH} = R_1 / / R_2$$

$$V_{TH} = V_{cc} \frac{R_2}{R_1 + R_2}$$
(1)

Using Kirchhoff voltage law, the equations 2 are derived, the first starts at V_{TH} goes through R_{TH} , V_{BE} and R_4 . The second goes from V_{CC} through R_3 , V_{CE} and R_4 .

$$\begin{cases}
0 = V_{TH} - I_b \cdot R_{TH} - V_{BE} - I_E \cdot R_4 \\
0 = V_{CC} - R_3 \cdot I_C - V_{CE} - I_E \cdot R_4
\end{cases}$$
(2)

Solving the system of equations, assuming fixed values for R_2 and R_4 , originates the equations 3.

$$R_{1} = \frac{R_{2} \left(-I_{C} R_{4} \beta - I_{C} R_{4} - V_{BE} \beta + V_{CC} \beta \right)}{I_{C} R_{2} + I_{C} R_{4} \beta + I_{C} R_{4} + V_{BE} \beta}$$

$$R_{3} = \frac{-I_{C} R_{4} \beta - I_{C} R_{4} + V_{CC} \beta - V_{CE} \beta}{I_{C} \beta}$$
(3)

The Table 1, shows the provided values for the biasing circuit and the fixed values for R_2 and R_4 .

Parameter Value R_2 $1 \,\mathrm{k}\Omega$ R_4 $100\,\Omega$ β 72.534 I_C $9\,\mathrm{mA}$ $10\,\mathrm{V}$ V_{CC} V_{BE} 1 V V_{CE} $5\,\mathrm{V}$

Table 1: Transistor biasing parameters

Resulting in $R_1 = 4 k\Omega$ and $R_3 = 454 \Omega$. FALTA SIM E JUSTIFICAR A SIM

- 2.2 S-parameters with packaging effects
- 2.3 Transistor validation for the given bias point
- 2.4 Stability
- 2.5 Input and output matching networks
- 2.6 Gain and Noise Factor
- 3 Simulation
- 3.1 Validation of the LNA design
- 3.2 Input and output matching networks design optimization

4 Conclusion



References