AArch64 most common instructions

General conventions

Containers: x (64-bit register), w (32-bit register)

if Y is present flags will be affected

rd, rn, rm: w or x registers; op2: register, modified register or #immn (n-bit immediate)

n (of n-bit immediate values) depends heavily on context. Out of bond values will generate a syntax error

	Instruction	Mnemonic	Syntax	Explanation	Flags
	Addition	ADD{S}	ADD{S} rd, rn, op2	rd = rn + op2	Υ
	Subtraction	SUB{S}	SUB{S} rd, rn, op2	rd = rn - op2	Υ
	Negation	NEG{S}	NEG{S} rd, op2	rd = -op2	Υ
	with carry	NGC{S}	NGC{S} rd, rm	rd = -rm - ~C	Υ
	Multiply	MUL	MUL rd, rn, rm	rd = rn x rm	
	Unsigned multiply long	UMULL	UMULL xd, wn, wm	xd = wn x wm	
	Unsigned multiply high	UMULH	UMULH xd, xn, xm	xd = <127:64> of xn x xm	
2	Signed multiply long	SMULL	SMULL xd, wn, wm	xd = wm x wn (signed operands)	
ĕ	Signed multiply high	SMULH	SMULH xd, xn, xm	xd = <127:64> of xn x xm (signed operands)	
operations	Multiply and add	MADD	MADD rd, rn, rm, ra	rd = ra + (rn x rm)	
эdo	Multiply and sub	MSUB	1 1 1	rd = ra - (rn x rm)	
2			MSUB rd, rn, rm, ra	` '	
ë	Multiply and neg	MNEG	MNEG rd, rn, rm	rd = -(rn x rm)	
Arithmetic	Unsigned multiply and add long	UMADDL	UMADDL xd, wn, wm, xa	xd = xa + (wm x wn)	
Ā	Unsigned multiply and sub long	UMSUBL	UMSUBL xd, wn, wm, xa	xd = xa - (wm x wn)	
	Unsigned multiply and neg long	UMNEGL	UMNEGL xd, wn, wn	xd = -(wm x wn)	
	Signed multiply and add long	SMADDL	SMADDL xd, wn, wm, xa	xd = xa + (wm x wn)	
	Signed multiply and sub long	SMSUBL	SMSUBL xd, wn, wm, xa	xd = xa - (wm x wn)	
	Signed multiply and neg long	SMNEGL	SMNEGL xd, wn, wm	xd = - (wm x wn)	
	Unsigned divide	UDIV	UDIV rd, rn, rm	rd = rn / rm	
	Signed divide	SDIV	SDIV rd, rn, rm	rd = rn / rm	
	Note: the remainder may be comp	uted using t	he MSUB instruction as numerat	or – (quotient x denominator)	
	Bitwise AND	AND		rd = rn & op2	Y
			AND{S} rd, rn, op2	,	
	Bitwise AND with neg	BIC	BIC{S} rd, rn, op2	rd = rn & ~op2	Υ
us	Bitwise OR	ORR	ORR rd, rn, op2	rd = rn op2	
operations	Bitwise OR with neg	ORN	ORN rd, rn, op2	rd = rn ~op2	
era	Bitwise XOR	EOR	EOR rd, rn, op2	rd = rn ⊕ op2	
9	Bitwise XOR with neg	EON	EON rd, rn, op2	rd = rn ⊕ ~op2	
g	Logical shift left	LSL	LSL rd, rn, op2	Logical shift left (stuffing zeros enter from right)	
og	Logical shift right	LSR	LSR rd, rn, rm	Logical shift right (stuffing zeros enter from left)	
Bitwise logical	Arithmetic shift right	ASR	ASR rd, rn, op2	Arithmetic shift right (preserves sign)	
Š	Rotate right	ROR	ROR rd, rn, op2	Rotate right (considering the register as a ring)	
둞	Move to register	MOV	MOV rd, op2	rd = op2	
	Move to register, neg	MVN	MVN rd, op2	rd = ~op2	
	Test bits	TST	TST rn, op2	rn & op2	Υ
				· ·	
bs	Bitfield insert	BFI	BFI rd, rn, #lsb, #width	Moves a bitfield of #width bits starting at source bit 0 to destination starting at bit #lsb	
Bitmeta ops	Bitfield extract	UBFX	UBFZ rd, rn, #lsb, #width	Moves a bitfield of #width bits starting at source bit #lsb to destination starting at bit 0; clears all other rd bits	
E B	Signed bitfield extract	SBFX	SBFZ rd, rn, #lsb, #width	Moves a bitfield of #width bits starting at source bit #lsb to destination starting at bit 0; sign extends the result	
Ť	Count leading sign	CLS	CLS rd, rm	Count leading sign bits	
25	, , ,	CLZ	CLZ rd, rm	Count leading sign bits	
s obs		RBIT	RBIT rd, rm	Reverse bit order	
3 yre	Reverse byte Reverse byte in half word	REV	REV rd, rm	Reverse byte order	
7	Reverse byte in half word	REV16	REV16 rd, rm	Reverse byte order on each half word	
20	Reverse byte in word	REV32	REV32 xd, xm	Reverse byte order on each word	
	Store single register	STR	rt, [addr]	Mem[addr] = rt	
	Subtype byte	STRB	wt, [addr]	Byte[addr] = wt<7:0>	
s	Subtype half word	STRH	wt, [addr]	HalfWord[addr] = wt<15:0>	
9	unscaled address offset	STUR	STUR rt, [addr]	Mem[addr] = rt (unscaled address)	
operations	Store register pair	STP	STP rt, rm, [addr]	Stores rt and rm in consecutive addresses starting at addr	
be	Load single register	LDR	LDR rt, [addr]	rt = Mem[addr]	
ē	Sub-type byte	LDRB	LDRB wt, [addr]	wt = Byte[addr] (only 32-bit containers)	
and Store					
2	Sub-type signed byte	LDRSB	LDRSB rt, [addr]	rt = Sbyte[addr] (signed byte)	
ē	Sub-type half word	LDRH	LDRH wt, [addr]	wt = HalfWord[addr] (only 32-bit containers)	
בחשת	Sub-type signed half word	LDRSH	LDRSH rt, [addr]	rt = Mem[addr] (load one half word, signed)	
ĭ	Sub-type signed word	LDRSW	LDRSW xt, [addr]	xt = Sword[addr] (signed word, only for 64-bit containers)	
	unscaled address offset	LDUR	LDUR rt, [addr]	rt = Mem[addr] (unscaled address)	
	Load register pair	LDP	LDP rt, rm, [addr]	Loads rt and rm from consecutive addresses starting at addr	

	Instruction	Mnemonic	Syntax	Explanation	Flags
JS	Branch	В	B target	Jump to target	
tio	Branch and link	BL	BL target	Writes the addr of the next instr to X30 and jumps to target	
operations	Return	RET	RET {Xm}	Returns from sub-routine jumping through register Xm (default:	X30)
	Conditional branch	B.CC	B.cc target	If (cc) jump to target	
Branch	Compare and branch if zero	CBZ	CBZ rd, target	If (rd=0) jump to target	
P.	Compare and branch if not zero	CBNZ	CBNZ rd, target	If (rd≠0) jump to target	
	Conditional select	CSEL	CSEL rd, rn, rm, cc	If (cc) rd = rn else rd = rm	
ns	with increment,	CSINC	CSINC rd, rn, rm, cc	If (cc) rd = rn else rd = rm+1	
Conditional operations	with negate,	CSNEG	CSNEG rd, rn, rm, cc	If (cc) rd = rn else rd = -rm	
per	with invert	CSINV	CSINV rd, rn, rm, cc	If (cc) rd = rn else rd = ~rm	
al o	Conditional set	CSET	CSET rd, cc	If (cc) rd = 1 else rd = 0	
ion	with mask,	CSETM	CSETM rd, cc	If (cc) rd = -1 else rd = 0	
ndit	with increment,	CINC	CINC rd, rn, cc	If (cc) rd = rn+1 else rd = rn	
ē	with negate,	CNEG	CNEG rd, rn, cc	If (cc) rd = -rn else rd = rn	
	with invert	CINV	CINV rd, rn, cc	If (cc) rd = ~rn else rd = rn	
S	Compare	СМР	CMP rd, op2	Rd – op2	Yes
sdo	with negative	CMN	CMN rd, op2	rd - (-op2)	Yes
Jare	Conditional compare	ССМР	CCMP rd, rn, #imm4, cc	If (cc) NZCV = CMP(rd,rn) else NZCV = #imm4	Yes
Compare	with negative	CCMN	CCMP rd, rn, #imm4, cc	If (cc) NZCV = CMP(rd,-rn) else NZCV = #imm4	Yes
	Note: for these instructions rn can also be an #imm5 (5-bit unsigned immediate value 031)				

AArch64 accessory information

	Condition codes (magnitude of operands)				
-					
	LO	Lower, unsigned	C = 0		
ĺ	HI	Higher, unsigned	C = 1 and Z = 0		
ĺ	LS	Lower or same, unsigned	C = 0 or Z = 1		
Ī	HS	Higher or same, unsigned	C = 1		
	LT	Less than, signed	N != V		
	GT	Greater than, signed	Z = 0 and N = V		
ĺ	LE	Less than or equal, signed	Z = 1 and N != V		
Ì	GE	Greater than or equal, signed	N = V		

Condition codes (direct flags)			
EQ	Equal	Z = 1	
NE	Not equal	Z = 0	
МІ	Negative	N = 1	
PL	Positive or zero	N = 0	
۷S	Overflow	V = 1	
VC	No overflow	V = 0	
CS	Carry	C = 0	
CC	No carry	C = 1	

Sub ty	pes (suffix of some instructions)				
	.,,	8 bits			
		16 bits			
W/SW	W/SW word/signed word				

Sizes, in Assembly and C				
8	byte	char		
16	Half word	short int		
32	word	int		
64	double word	long int		
128	quad word	-		

Calling convention (register use)	
Params: X0X7; Result: X0	
Reserved: X8, X16X18 (do not use these)	
Unprotected: X9X15 (callee may corrupt)	
Protected: X19X28 (callee must preserve)	

Flags set to 1 when:				
N	the result of the last operation was negative, cleared to 0 otherwise			
Z	the result of the last operation was zero, cleared to 0 otherwise			
С	the last operation resulted in a carry, cleared to 0 otherwise			
٧	the last operation caused overflow, cleared to 0 otherwise			

Addressing modes (base: register; offset: register or immediate)				
[base]	MEM[base]			
[base, offset]	MEM[base+offset]			
[base, offset]!	MEM[base+offset] then base = base + offset	(pre indexed)		
[base], offset	MEM[base] then base = base + offset	(post indexed)		

Op2 processing (applied to Op2 before anything else)			
LSL LSR ASR #imm6			
SXTW / SXTB {#imm2}	Sign extension/Sign extension after LSL #imm2		