
# qTPU Scalable Quantum-Classical Computing via Tensor Networks

Nathaniel Tornow, Christian B. Mendl, Pramod Bhatotia




# **Quantum Circuits 101**





result of computation:  $\langle O 
angle$  (a number)



QPU (127 qubits)

### The Race To "Quantum Utility"




### **Quantum Computing (QC)** vs.





QC shows "utility" by running complex experiments on 127-qubit QPUs

#### **Classical Tensor Network (TN) Methods**



Outperformed by **classical tensor network** method on a laptop

# Quantum Computing vs. Classical Methods



	Quantum Computing	<u>Classical Simulation (TN)</u>
Number of qubits	×	
Fidelity	×	
Scaling/Parallelism	X	(HPC/ GPU processing)
Entanglement	🔽 (unlimited)	X (memory limits)


How can we get the benefits of both worlds?

HERON 133 QUBITS TUNABLE-COUPLER TUNABLE-COUPLER

# The Goal: Hybrid Processing




#### Why not use QPUs and efficient classical TN methods together?



# A promising Approach: Circuit Knitting






- Cut a large circuit into multiple smaller subcircuits
- 2. Run the subcircuits **independently** on QPUs
- 3. Use classical postprocessing to reconstruct the result

# Background: Quasiprobability Decomposition (QPD)






"run two-qubit gate as sum of single-qubit gates"

# Background: Circuit Knitting Overheads





$$\langle O \rangle = \sum_{i=1}^{8^k} c_i \prod_{j=1}^s \langle O_j^i \rangle$$


Postprocessing overhead:  $\mathcal{O}(8^k)$  float-operations (FLOPs) (k cuts)

Circuit Knitting exhibits high exponential overheads

# Problem: Naive Circuit Knitting



#### Current circuit knitting use a very naive circuit knitting implementation



#### Naive implementation:

```
1  res = 0
2  for i in range(8**k):
3     res_i = 1
4     for j in range(s):
5        res_i *= get_subres(i, j)
6     res += res_i
```

#### Always worst-case postprocessing overhead

Impossible to accelerate using GPUs

Could we use the sparse structure of a circuit to mitigate postprocessing overhead?

#### **Problem Statement**




#### Recap:

- → No one-size-fits-all between QPU-processing and classical TN-based methods
- → Possible approach: Circuit knitting
- → But: prohibitive "brute-force" postprocessing overhead

How can we provide **large-scale** and **GPU-accelerated quantum-classical processing** of quantum circuits using **quantum circuit knitting**?

## Relevance: IBM Quantum Roadmap





### Outline



- Motivation
- Challenges and Key Ideas
- Background: Tensor Networks
- The Key Idea: Hybrid Quantum Circuit Contraction
- The qTPU Compiler
- Implementation and Evaluation

# Challenges



#### 1. Enabling efficient quantum-classical processing

How to provide an efficient quantum-classical processing technique?

#### 2. Efficiency and adaptability

How to transform quantum circuits into an optimized hybrid program?

#### Large-scale hybrid processing

How to scale hybrid processing in using QPUs and classical accelerators (GPUs)

# Presenting qTPU



**qTPU:** Large-scale hybrid quantum-classical processing using tensor networks

#### **Key contributions:**

#### Key approach:

Represent circuit knitting as a hybrid tensor network (h-TN)

#### 2. **Efficiency:**


Automatic transformation of circuits to optimized h-TNs (qTPU Compiler)

#### 3. **Scalability:**

Large-scale h-TN contraction using hybrid QPUs and GPUs (qTPU Runtime)

# qTPU System Overview





hybrid tensor network

### Outline



- Motivation
- Challenges and Key Ideas
- Background: Tensor Networks
- The Key Idea: Hybrid Tensor Networks
- The qTPU Compiler
- Implementation and Evaluation

# Background: Tensor Networks



**Tensor** = Multidimensional vector




Scalar (o dimensions)




Vector (1 dimension)



Matrix (2 dimensions)



3-dimensional tensor




$$= \sum_{ijk} (A)_i(B)_{ijk}(C)_i(D)_k(E)_j$$

tensor network contraction

### Tensor Network Contraction Sequence



$$y = v^T \cdot A \cdot B \cdot w \quad v, w \in \mathbb{R}^n \ A, B \in \mathbb{R}^{n imes n}$$



#### How to contract this tensor network?

→ **Minimize contraction cost** (number of float-operations, FLOPS)


#### Naive (brute-force)

$$y = \sum_{ijk} v_i A_{ij} B_{jk} w_k$$

```
1  y = 0
2  for i, j, k in product(range(n), repeat=3):
3     y += v[i] * A[i, j] * B[j, k] * v[k]
```

$$\mathcal{O}(n^3)$$

#### **Efficient contraction sequence**




$$\mathcal{O}(n^2)$$


# Tensor Network Contraction for Circuit Knitting



Current circuit knitting posprocessing is similar to the naive contraction of a TN!

Efficient TN contraction sequences can significantly reduce contraction cost!





Can we use TN-techniques to significantly reduce postprocessing overhead?


### Outline




- Motivation
- Challenges and Key Ideas
- Background: Tensor Networks
- The Key Idea: Hybrid Quantum Circuit Contraction
- The qTPU Compiler
- Implementation and Evaluation

# The Key Idea: Hybrid Circuit Contraction









# Implication on Postprocessing Overhead





# Implication on Postprocessing Overhead (2)





Hybrid circuit contraction reduces postprocessing overhead by orders-of-magnitude!


### Outline



- Motivation
- Challenges and Key Ideas
- Background: Tensor Networks
- The Key Idea: Hybrid Quantum Circuit Contraction
- The qTPU Compiler
- Evaluation




- → Transform quantum circuits into **optimized hybrid TNs**!
- → Find an **optimal tradeoff** between **estimated error** and **overhead**






- → Transform quantum circuits into **optimized hybrid TNs**!
- → Find an **optimal tradeoff** between **estimated error** and **overhead**






- → Transform quantum circuits into **optimized hybrid TNs**!
- → Find an **optimal tradeoff** between **estimated error** and **overhead**






- → Transform quantum circuits into **optimized hybrid TNs**!
- → Find an **optimal tradeoff** between **estimated error** and **overhead**






- → Transform quantum circuits into **optimized hybrid TNs**!
- → Find an **optimal tradeoff** between **estimated error** and **overhead**






- → Transform quantum circuits into **optimized hybrid TNs**!
- → Find an **optimal tradeoff** between **estimated error** and **overhead**



# qTPU Compiler overview





**Approach:** Use Hyperparameter Optimization to explore the tradeoff!




# Optimizer









#### Repeat while

- max\_overhead > overhead
- not termination

### Outline



- Motivation
- Challenges and Key Ideas
- Background: Tensor Networks
- The Key Idea: Hybrid Quantum Circuit Contraction
- The qTPU Compiler
- Implementation and Evaluation

### Implementation



#### Implementation using Python

- **Qiskit** for quantum circuits
- **Qiskit**
- Qiskit-Addon-Cutting (QAC) for quasiprobability decompositions (QPDs)

#### **Compiler:**

- Cotengra and Quimb for tensor network optimizations
- **Optuna** for hyperparameter optimization







#### **Runtime:**

- **NVIDIA CuTensorNet** for GPU-accelation
- Qiskit for quantum circuit execution



#### **Evaluation**



#### Main research questions (RQs):

**RQ1:** How does qTPU impact the postprocessing overhead of circuit knitting?

**RQ2:** How does qTPU's scale in end-to-end runtime?

**RQ3:** How fast must QPUs be, such that qTPU outperforms purely classical methods?

(More results in the paper!)

#### **Evaluation**



#### Main research questions (RQs):

**RQ1:** How does qTPU impact the postprocessing overhead of circuit knitting?

RQ2: How does qTPU's scale in end-to-end runtime?

RQ3: How fast must QPUs be, such that qTPU outperforms purely classical methods?

(More results in the paper!)

# Methodology



#### **Baselines:**

- **Qiskit-Addon-Cutting** (QAC), the state-of-the-art circuit knitting framework
- Purely classical simulation using tensor networks (cuTensorNet)

#### **Testbed**


- 72 cores (144 HT), 2.40GHz, 362GB RAM
- NVIDIA A100 80GB PCIe GPU
- QPU is simulated by a GPU-based statevector simulator

#### Metrics

- Postprocessing overhead (FLOPs)
- Runtime (seconds)

# Benchmarks






# Postprocessing Overhead




**RQ1:** How does qTPU impact the postprocessing overhead of circuit knitting?



# Postprocessing Time




**RQ1:** How does qTPU impact the postprocessing overhead of circuit knitting?



### **End-to-end Runtime**




**RQ2:** How does qTPU's scale in end-to-end runtime?



#### Runtime Threshold



**RQ3:** How fast must QPUs be, such that qTPU outperforms purely classical methods?



#### Conclusion



- Race: QPUs vs. efficient classical methods
- Why not use both? → Hybrid processing on QPUs and GPUs
- Circuit knitting as a promising approach, but high brute-force overheads

qTPU: Large-scale hybrid quantum-classical processing using tensor networks

- 1. Key approach: representing circuit knitting as a hybrid tensor network (h-TN)
- 2. **qTPU Compiler:** Automatic transformation of circuits to optimized h-TNs
- 3. **qTPU Runtime:** Large-scale h-TN contraction using hybrid QPUs and GPUs
- → **Orders-of-magnitude reduction** in postprocessing overhead
- → Chance to outperform purely classical methods!

https://github.com/nathanieltornow/qtpu nathaniel.tornow@tum.de