COMP2611: Computer Organization


The Processor: Datapath & Control

- ☐ To present the design of MIPS processor
 - Single-cycle implementation for this class
- ☐ To illustrate to datapath & control


- ☐ Focus on implementing of a subset of the core MIPS instruction set
 - Memory-reference instructions: 1w, sw
 - O Arithmetic-logical instructions: add, sub, and, or, slt
 - Branch and jump instructions: beq, j
- ☐ Instructions not included:
 - Integer instructions such as those for multiplication and division
 - Floating-point instructions


- ☐ First, understand how an instruction is executed before the design
- Next, split the execution of an instruction into multiple steps common to all instructions
- Next, implement each part separately
- ☐ Finally, put all these parts back together

- Fetch the instruction from memory location indicated by <u>program</u> <u>counter</u> (PC)
- 2. Decode the instruction to find out what to perform Meanwhile, read <u>source registers</u> specified in the instruction fields
 - 1w instruction require reading only one register
 - most other instructions require reading <u>two</u> registers
- 3. Perform the operation required by the instruction using the ALU
 - Arithmetic & logical instructions: execute
 - Memory-reference instructions: use ALU for address calculation
 - Conditional branch instructions: use ALU for comparison
- 4. Memory access: 1w and sw instructions
- 5. Write back the result to the destination register Increment PC by 4 or change PC to branch target address



☐ AMD Barcelona: 4 processor cores





1. Building a Datapath

□ Instruction memory:


- A memory unit that stores the instructions of a program
- Supplies an instruction given its address

□ Program counter:


A register storing the address of the instruction being executed


□ Adder:


A unit that increments PC to form the address of next instruction




- 1. Fetch the current instruction from memory using PC
- 2. Prepare for the next instruction
 - By incrementing PC by 4 to point to next instruction (base case)
 - Will worry about the branches later







Note: For load word instruction, **MemWrite** has to be de-asserted so that the memory will not be modified by incoming write data.



- ☐ We have already built a datapath for each instruction separately
- Now, we need to combine them into a single datapath
- □ Key to combine

Share some of the resources (e.g., ALU) among different instructions

Note:

- ☐ This simple implementation is based on the (unrealistic) assumption
 - > i.e. all instructions take just one clock cycle each to complete
- □ <u>Implication</u>:
 - No datapath resource can be used more than once per instruction
 - Any element needed more than once must be duplicated
 - Instructions and data have to be stored in separate memories

- ☐ Use ALUSrc to decide which source will be sent to the ALU
- ☐ Use **MemtoReg** to choose the source of output back to dest. register

