

COMP2611: Computer Organization


Arithmetic for Computers

- ❑ Review 2's complement numbers and introduce their addition & subtraction
- ❑ Explain the construction of a 32-bit arithmetic logic unit (ALU)
- ❑ Show algorithms and implementations of multiplication and division
- ❑ Demonstrate floating-point arithmetic operations

1. 2's Complement Arithmetic

- ❑ **Bits**: the basis for **binary number representation** in digital computers
- ❑ Questions to answer next:
 - ✓ How to represent **negative numbers**
 - ✓ How to represent **fractions** and **real numbers**
 - How to handle numbers that go **beyond the representable range**
 - **What is a representable range?**

- ❑ All computers use **2's complement** representation for **signed numbers**
- ❑ **Bit 31** is called the **sign bit**: (**0** for **non-negative**, **1** for **negative**)
 - The positive half uses the same representation as before
 - The negative half uses conversion illustrated below:



- ❑ Largest integer represented by a MIPS word:
0111 1111 1111 1111 1111 1111 1111 1111₂ = $(2^{31} - 1)_{10} = 2,147,483,647_{10}$
- ❑ Smallest integer represented by a MIPS word:
1000 0000 0000 0000 0000 0000 0000 0000₂ = $-2^{31}_{10} = -2,147,483,648_{10}$
- ❑ Immediate part for **lw**, **sw** & **addi** are represented in 2's complement

❑ Signed numbers

- **negative** or **non-negative** integers, e.g. `int` in C/C++

❑ Unsigned numbers

- **non-negative** integers, e.g. `unsigned int` in C/C++

❑ Operations for unsigned numbers

- Comparison:

`sltu` (set on less than unsigned), `sltiu`

- Arithmetic:

`addu`, `subu` (add/subtract unsigned)

- Treat values of all registers as non-negative

`addiu` (add unsigned sign-extended immediate)

- The 16-bit immediate is sign-extended then addition as above

`addi` (add signed immediate)

- Load:



`lbu` (load byte unsigned), `lhu` (load half unsigned)

- ❑ $\$s0$ 1111 1111 1111 1111 1111 1111 1111 1111₂
- ❑ $\$s1$ 0000 0000 0000 0000 0000 0000 0000 0001₂

- ❑ What are the values in registers $\$t0$ and $\$t1$ in the examples below?
 - `slt $t0, $s0, $s1` # signed comparison
 $\$s0 = -1_{10}, \$s1 = 1_{10}, \$t0 = 1$
 - `sltu $t1, $s0, $s1` # unsigned comparison
 $\$s0 = 4294967295_{10}, \$s1 = 1_{10}, \$t1 = 0$

- ❑ e.g. `lb $t0, 0($s0)` # load a 8-bit signed number to 32-bit register
 - Bits 0~7 of `$t0` will contain the **byte** value stored at `0($s0)`
 - If the **byte** is a negative number, what happens to bits 8~24 of `$t0`?

Conversion of **n**-bit binary signed numbers into **m**-bit numbers (**m** > **n**)

- ❑ Done by filling the leftmost bits (**n**-th ~ (**m**-1)-th) with the sign bit
- ❑ For example:
 - 2 (16 bits -> 32 bits):
0000 0000 0000 0010 -> 0000 0000 0000 0000 0000 0000 0000 0010

 - -2 (16 bits -> 32 bits):
1111 1111 1111 1110 -> 1111 1111 1111 1111 1111 1111 1111 1110

- ❑ If the immediate in the `addi` instruction = `1111 1111 1111 1110`, the sign is extended as shown above before the ALU starts addition
- ❑ For unsigned addition operation `addiu`, sign is also extended as shown above before the ALU starts addition

❑ Addition

- Bits are added bit by bit **from right to left**, with **carries** passed to the next bit position to the left

❑ Subtraction

- **Subtraction uses addition**
- The appropriate operand is **negated** before being added to the other operand

❑ Overflow

- The result is too large to fit into a word (32 bits)

❑ Subtraction ($7 - 6 = 1$):

[illegible]

❑ **Addition** ($1073741824 + 1073741824 = 2147483648$):

$$\begin{array}{rcl}
 & 0100 & 0000 & 0000 & 0000 & 0000 & 0000 & 0000 & 0000_2 & = & 1073741824_{10} \\
 + & 0100 & 0000 & 0000 & 0000 & 0000 & 0000 & 0000 & 0000_2 & = & 1073741824_{10} \\
 \hline
 = & 1000 & 0000 & 0000 & 0000 & 0000 & 0000 & 0000 & 0000_2 & \neq & 2147483648_{10}
 \end{array}$$

In 2's complement the MSb is a sign bit
then, it means -2147483648_{10}

Addition ($X + Y$)

- ❑ No overflow occurs when:
 - X and Y are of different signs
- ❑ Overflow occurs when:
 - X and Y are of the same sign
 - But, $X + Y$ is represented in a different sign

❑ Overflow condition

Operation	Sign Bit of X	Sign Bit of Y	Sign Bit of Result
$X + Y$	0	0	1
$X + Y$	1	1	0
$X - Y$	0	1	1
$X - Y$	1	0	0

Subtraction ($X - Y$)

- ❑ No overflow occurs when:
 - X and Y are of the same sign
- ❑ Overflow occurs when:
 - X and Y are of different signs
 - But, $X - Y$ is represented in a different sign from X

MIPS detects overflow with an **exception** (also called an **interrupt**)

- ❑ Exceptions occur when unscheduled events disrupt program execution
- ❑ Some instructions are designed to cause exceptions on overflow
 - e.g. **add**, **addi** and **sub** cause exceptions on overflow
 - But, **addu**, **addiu** and **subu** do **not** cause exceptions on overflow;
programmers are responsible for using them correctly


When an overflow exception occurs

- ❑ Control jumps to a **predefined address (code)** to **handle the exception**
- ❑ The interrupted address is saved to **EPC** for possible resumption
 - **EPC = exception program counter**; a special register
 - MIPS software return to the offending instruction via jump register


2. Arithmetic Logic Unit

- ❑ The **arithmetic logic unit (ALU)** of a computer is the hardware component that performs:
 - **Arithmetic operations** (like addition and subtraction)
 - **Logical operations** (like AND and OR)

Processor





- ❑ Since a word in MIPS is 32 bits wide, we need a 32-bit ALU
- ❑ Ideally, we can build a 32-bit ALU by connecting 32 1-bit ALUs together (each of them takes care of the operation on one bit position)
- ❑ **1-bit** logical unit for AND and OR:



- A multiplexor selects the appropriate result depending on the operation specified

- ❑ An adder must have
 - Two inputs (bits) for the **operands**
 - A single-bit output for the **sum**
- ❑ Also, must have a second output to pass on the carry, called **carry-out**
 - Carry-out becomes the **carry-in** to the neighbouring adder
- ❑ 1-bit full adder is also called a **(3, 2) adder** (3 inputs and 2 outputs)



□ Truth table:


Inputs			Outputs		Comments
a	b	CarryIn	CarryOut	SumOut	
0	0	0	0	0	$0 + 0 + 0 = 00_2$
0	0	1	0	1	$0 + 0 + 1 = 01_2$
0	1	0	0	1	$0 + 1 + 0 = 01_2$
0	1	1	1	0	$0 + 1 + 1 = 10_2$
1	0	0	0	1	$1 + 0 + 0 = 01_2$
1	0	1	1	0	$1 + 0 + 1 = 10_2$
1	1	0	1	0	$1 + 1 + 0 = 10_2$
1	1	1	1	1	$1 + 1 + 1 = 11_2$

□ Logic equations:

$$\begin{aligned}\text{CarryOut} &= (b \cdot \text{CarryIn}) + (a \cdot \text{CarryIn}) + (a \cdot b) + (a \cdot b \cdot \text{CarryIn}) \\ &= (b \cdot \text{CarryIn}) + (a \cdot \text{CarryIn}) + (a \cdot b)\end{aligned}$$

$$\begin{aligned}\text{SumOut} &= (a \cdot \overline{b} \cdot \overline{\text{CarryIn}}) + (\overline{a} \cdot b \cdot \overline{\text{CarryIn}}) + (\overline{a} \cdot \overline{b} \cdot \text{CarryIn}) \\ &\quad + (a \cdot b \cdot \text{CarryIn})\end{aligned}$$


□ $\text{CarryOut} = (b \cdot \text{CarryIn}) + (a \cdot \text{CarryIn}) + (a \cdot b) + (a \cdot b \cdot \text{CarryIn})$
 $= (b \cdot \text{CarryIn}) + (a \cdot \text{CarryIn}) + (a \cdot b)$




□ SumOut bit: (It is left as an exercise)

❑ 3 in 1 building block

- Use the **Operation** bits to decide what result to push out
- Operation = 0, do **AND**
- Operation = 1, do **OR**
- Operation = 2, do **addition**




- ❑ **Ripple carry** organization of a 32-bit ALU constructed from 32 1-bit ALUs:
 - A single carry out of the least significant bit (**Result0**) could ripple all the way through the adders, causing a carry out of the most significant bit (**Result31**)
 - There exist more efficient implementations (based on the **carry lookahead** idea to be explained later)



- ❑ **Subtraction** is the same as adding the negated operand
- ❑ By doing so, an adder can be used for both addition and subtraction
- ❑ A 2:1 **multiplexor** is used to choose between
 - an operand (for **addition**) and
 - its negative version (for **subtraction**)
- ❑ **Shortcut** for negating a 2's complement number:
 - Invert each bit (to get the 1's complement representation)
 - Add 1: Obtained by setting the ALU0's carry bit to 1

- ❑ To execute $a - b$ we can execute $a + (-b)$
- ❑ **Binvert**: the selector input of a multiplexor to choose between addition and subtraction



- ❑ To form a 32-bit ALU, connect 32 of these 1-bit ALUs
- ❑ To negate *b* we must invert it and add 1 (2's complement), so we must Set CarryIn input of the least significant bit (ALU0) to 1 for subtraction

- ❑ The 32-bit ALU being designed so far can perform **add, sub, and, or** operations which constitute a large portion of MIPS' instruction set
- ❑ Two instructions not yet supported are: **slt** and **beq**

- ❑ When we need to compare **Rs** to **Rt**
 - By definition of **slt**, if **Rs < Rt**
 - LSb of the output is set to **1**
 - Otherwise, it is reset to **0**
- ❑ How to implement it?
 - **If (Rs - Rt) < 0**
 - MSb of the result of (**Rs - Rt**) equals to **1** (means negative)
 - Otherwise, MSb of the result equals to **0**
 - Notice that the outcome of MSb is similar to the result of **slt**


 - Idea: **Do (Rs - Rt) :**
 - ☑ **copy the MSb of the result to the LSb of **slt** output;**
 - ☑ **Set all other bits of **slt** output are 0**

❑ How to implement it?


- The comparison is equivalent to testing if $(R_s - R_t) < 0$

`slt $t0, $s1, $s2`


If $\$s1 - \$s2 \geq 0$




If $\$s1 - \$s2 < 0$



All 0




1-bit ALU for bits 0 to 30



1-bit ALU for the MSb (bit 31)


- ❑ The “set” signal is the MSb of the result of the subtraction, $A - B$
- ❑ It is passed to LSB
- ❑ Result0 will equal to this “set” signal when operation = 3 (which means **slt** instruction is being executed)



- ❑ To support `beq`
- ❑ We need to compare `Rs` to `Rt`
 - The comparison is equivalent to testing if $(Rs - Rt) == 0$
 - If $(Rs - Rt)$ is equal to 0
 - All bits of the output are 0
 - Otherwise, at least one of them is non 0

-
- The diagram illustrates a multi-ported ALU architecture. It features a common bus system with two main control signals: **Bnegate** and **Operation**. Multiple ALU units, labeled **ALU0** through **ALU31**, are connected to this bus. Each ALU unit has three primary inputs: **a** (operand), **b** (operand), and a constant **0**. Additionally, each ALU unit has a **CarryIn** input and a **CarryOut** output. The **CarryIn** of each ALU is connected to the **CarryOut** of the preceding ALU, forming a chain. The **Operation** signal is connected to the **Operation** input of each ALU. The **Bnegate** signal is connected to the **Bnegate** input of each ALU. The output of each ALU is a **Result** (e.g., **Result0**, **Result1**, ..., **Result31**). A **Zero** flag is generated by an OR gate that combines the **Zero** outputs of all ALUs. An **Overflow** flag is generated from the **Set** output of **ALU31**.

- Knowing what is exactly inside a 32-bits ALU, from now on we will use the universal symbol for a complete ALU as follows:



ALU Control lines	Operation
000	AND
001	OR
010	ADD
110	SUB
111	SLT

- ❑ Using the ripple carry adder, the carry has to propagate from the LSB to the MSb in a sequential manner, passing through all the 32 1-bit adders one at a time. **SLOW** for time-critical hardware!

- ❑ Key idea behind fast carry schemes **without the ripple effect**:

$$\text{CarryIn2} = (b1 \cdot \text{CarryIn1}) + (a1 \cdot \text{CarryIn1}) + (a1 \cdot b1)$$

$$\text{CarryIn1} = (b0 \cdot \text{CarryIn0}) + (a0 \cdot \text{CarryIn0}) + (a0 \cdot b0)$$

- Substituting the latter into the former, we have:

$$\begin{aligned}\text{CarryIn2} = & (a1 \cdot a0 \cdot b0) + (a1 \cdot a0 \cdot \text{CarryIn0}) + (a1 \cdot b0 \cdot \text{CarryIn0}) \\ & + (b1 \cdot a0 \cdot b0) + (b1 \cdot a0 \cdot \text{CarryIn0}) + (b1 \cdot b0 \cdot \text{CarryIn0}) \\ & + (a1 \cdot b1)\end{aligned}$$

- All other CarryIn bits can also be expressed using CarryIn0

- ❑ A Bit position **generates** a Carry iff both inputs are 1: $G_i = a_i \cdot b_i$
- ❑ A Bit position **propagates** a Carry if exactly one input is 1: $P_i = a_i + b_i$
- ❑ Carryin at bit i can be expressed as:

$$C_{i+1} = G_i + P_i \cdot C_i$$

- ❑ **After substitution we have**

$$C_1 = G_0 + P_0 C_0$$

$$C_2 = G_1 + G_0 P_1 + C_0 P_0 P_1$$

$$C_3 = G_2 + G_1 P_2 + G_0 P_1 P_2 + C_0 P_0 P_1 P_2$$

$$C_4 = G_3 + G_2 P_3 + G_1 P_2 P_3 + G_0 P_1 P_2 P_3 + C_0 P_0 P_1 P_2 P_3$$

- ❑ **We can build a circuit to predict all Carries at the same time and do the additions in parallel**
- ❑ **Possible because electronic chips becoming cheaper and denser**

