COMP2611: Computer Organization

Arithmetic for Computers

- □ Review 2's complement numbers and introduce their addition & subtraction
- Explain the construction of a 32-bit arithmetic logic unit (ALU)
- ☐ Show algorithms and implementations of multiplication and division
- □ Demonstrate floating-point arithmetic operations

1. 2's Complement Arithmetic

- ☐ Bits: the basis for binary number representation in digital computers
- □ Questions to answer next:
 - ✓ How to represent negative numbers
 - ✓ How to represent fractions and real numbers
 - How to handle numbers that go beyond the representable range
 - What is a representable range?

- □ All computers use 2's complement representation for signed numbers
- □ Bit 31 is called the sign bit: (0 for non-negative, 1 for negative)
 - The positive half uses the same representation as before
 - The negative half uses conversion illustrated below:

```
0000 0000 0000 0000 0000 0000 0110_2 = 6_{10}
i) Invert bits to get 1's complement
1111 1111 1111 1111 1111 1111 1111 1001_2 = -7_{10}
ii) Add 1 to get 2's complement
1111 1111 1111 1111 1111 1111 1111 1010_2 = -6_{10}
```

□ Largest integer represented by a MIPS word:

- □ Smallest integer represented by a MIPS word: $1000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000_2 = -2^{31}_{10} = -2,147,483,648_{10}$
- ☐ Immediate part for **Iw**, **sw** & **addi** are represented in 2's complement

- **□** Signed numbers
 - o **negative** or **non-negative** integers, e.g. **int** in C/C++
- **□** Unsigned numbers
 - o **non-negative** integers, e.g. **unsigned int** in C/C++
- **□** Operations for unsigned numbers
 - O Comparison:

```
sltu (set on less than unsigned), sltiu
```

• Arithmetic:

```
addu, subu (add/subtract unsigned)
```

- Treat values of all registers as non-negative addiu (add unsigned sign-extended immediate)
- The 16-bit immediate is sign-extended then addition as above

```
addi (add signed immediate
```

O Load:

```
lbu (load byte unsigned), lhu (load half unsigned)
```

- ☐ What are the values in registers \$t0 and \$t1 in the examples below?
 - O slt \$t0, \$s0, \$s1 # signed comparison

$$$s0 = -1_{10}, $s1 = 1_{10}, $t0 = 1$$

O sltu \$t1, \$s0, \$s1 # unsigned comparison

$$$s0 = 4294967295_{10}, $s1 = 1_{10}, $t1 = 0$$

- □ e.g. 1b \$t0, 0(\$s0) # load a 8-bit signed number to 32-bit register
 - Bits 0~7 of \$t0 will contain the byte value stored at 0 (\$s0)
 - If the **byte** is a negative number, what happens to bits 8~24 of \$t0?

Conversion of \mathbf{n} -bit binary signed numbers into \mathbf{m} -bit numbers ($\mathbf{m} > \mathbf{n}$)

- \square Done by filling the leftmost bits (n-th \sim (m-1)-th) with the sign bit
- ☐ For example:
- ☐ If the immediate in the addi instruction = 1111 1111 1111 1110, the sign is extended as shown above before the ALU starts addition
- ☐ For unsigned addition operation addiu, sign is also extended as shown above before the ALU starts addition

Addition

 Bits are added bit by bit from right to left, with carries passed to the next bit position to the left

■ Subtraction

- Subtraction uses addition
- The appropriate operand is negated before being added to the other operand

□ Overflow

• The result is too large to fit into a word (32 bits)

\Box **Addition** (7 + 6 = 13):

 $= \quad 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 1101_2 \ = \ 13_{10}$

\square Subtraction (7 - 6 = 1):

$$=$$
 1 0000 0000 0000 0000 0000 0000 0001₂ $=$ 1₁₀

```
\square Addition (1073741824 + 1073741824 = 2147483648):
```

```
+ 0100 0000 0000 0000 0000 0000 0000 0000_2 = 1073741824_{10}

+ 0100 0000 0000 0000 0000 0000 0000 0000_2 = 1073741824_{10}

= 1000 0000 0000 0000 0000 0000 0000 0000_2 = 2147483648_{10}

In 2's complement the MSb is a sign bit
```

then, it means -2147483648₁₀

Addition (X + Y)

Subtraction (X - Y)

- □ No overflow occurs when:
 - X and Y are of different signs
- □ Overflow occurs when:
 - X and Y are of the same sign
 - But, X + Y is represented in a different sign

- □ No overflow occurs when:
 - X and Y are of the same sign
- □ Overflow occurs when:
 - X and Y are of different signs
 - But, X Y is represented in a different sign from X

□ Overflow condition

Operation	Sign Bit of X	Sign Bit of Y	Sign Bit of Result
X + Y	0	0	1
X + Y	1	1	0
X – Y	0	1	1
X – Y	1	0	0

- MIPS detects overflow with an **exception** (also called an **interrupt**)
- Exceptions occur when unscheduled events disrupt program execution
- Some instructions are designed to cause exceptions on overflow
 - o e.g. add, addi and sub cause exceptions on overflow
 - O But, addiu and subu do not cause exceptions on overflow; programmers are responsible for using them correctly


When an overflow exception occurs

- □ Control jumps to a predefined address (code) to handle the exception
- ☐ The interrupted address is saved to **EPC** for possible resumption
 - **EPC** = **exception program counter**; a special register
 - MIPS software return to the offending instruction via <u>jump register</u>


2. Arithmetic Logic Unit

- ☐ The **arithmetic logic unit** (**ALU**) of a computer is the hardware component that performs:
 - Arithmetic operations (like addition and subtraction)
 - Logical operations (like AND and OR)

Processor




- ☐ Since a word in MIPS is 32 bits wide, we need a 32-bit ALU
- □ Ideally, we can build a 32-bit ALU by connecting 32 1-bit ALUs together (each of them takes care of the operation on one bit position)
- <u>1-bit</u> logical unit for AND and OR:



 A multiplexor selects the appropriate result depending on the operation specified

- □ An adder must have
 - Two inputs (bits) for the operands
 - A single-bit output for the sum
- ☐ Also, must have a second output to pass on the carry, called carry-out
 - Carry-out becomes the carry-in to the neighbouring adder
- □ 1-bit full adder is also called a (3, 2) adder (3 inputs and 2 outputs)



☐ Truth table:

Inputs		Outputs		Comments	
a	b	CarryIn	CarryOut	SumOut	Comments
0	0	0	0	0	$0 + 0 + 0 = 00_2$
0	0	1	0	1	$0 + 0 + 1 = 01_2$
0	1	0	0	1	$0 + 1 + 0 = 01_2$
0	1	1	1	0	$0 + 1 + 1 = 10_2$
1	0	0	0	1	$1 + 0 + 0 = 01_2$
1	0	1	1	0	$1 + 0 + 1 = 10_2$
1	1	0	1	0	$1 + 1 + 0 = 10_2$
1	1	1	1	1	$1 + 1 + 1 = 11_2$

□ Logic equations:

CarryOut =
$$(b \cdot CarryIn) + (a \cdot CarryIn) + (a \cdot b) + (a \cdot b \cdot CarryIn)$$


= $(b \cdot CarryIn) + (a \cdot CarryIn) + (a \cdot b)$

SumOut =
$$(a \cdot \overline{b} \cdot \overline{CarryIn}) + (\overline{a} \cdot b \cdot \overline{CarryIn}) + (\overline{a} \cdot \overline{b} \cdot \overline{CarryIn})$$

+ $(a \cdot b \cdot \overline{CarryIn})$


□ CarryOut =
$$(b \cdot CarryIn) + (a \cdot CarryIn) + (a \cdot b) + (a \cdot b \cdot CarryIn)$$

= $(b \cdot CarryIn) + (a \cdot CarryIn) + (a \cdot b)$




■ SumOut bit: (It is left as an exercise)

- □ 3 in 1 building block
 - Use the Operation bits to decide what result to push out
 - Operation = 0, do AND
 - Operation = 1, do OR
 - Operation = 2, do addition




- **Ripple carry** organization of a 32-bit ALU constructed from 32 1-bit ALUs:
 - A single carry out of the least significant bit (Result0) could ripple all the way through the adders, causing a carry out of the most significant bit (Result31)
 - There exist more efficient implementations (based on the carry lookahead idea to be explained later)



- □ **Subtraction** is the same as adding the negated operand
- ☐ By doing so, an adder can be used for both addition and subtraction
- □ A 2:1 multiplexor is used to choose between
 - an operand (for addition) and
 - its negative version (for subtraction)
- □ **Shortcut** for negating a 2's complement number:
 - Invert each bit (to get the 1's complement representation)
 - Add 1: Obtained by setting the ALU0's carry bit to 1

- \square To execute a b we can execute a + (-b)
- ☐ Binvert: the selector input of a multiplexor to choose between addition


and subtraction




- ☐ To form a 32-bit ALU, connect 32 of these 1-bit ALUs
- ☐ To negate b we must invert it and add 1 (2's complement), so we must Set CarryIn input of the least significant bit (ALU0) to 1 for subtraction

- ☐ The 32-bit ALU being designed so far can perform add, sub, and, or operations which constitute a large portion of MIPS' instruction set
- ☐ Two instructions not yet supported are: slt and beq
- ☐ When we need to compare Rs to Rt
 - O By definition of slt, if Rs < Rt</p>
 - LSb of the output is set to 1
 - Otherwise, it is reset to 0
- How to implement it?
 - O If (Rs Rt) < 0
 - MSb of the result of (Rs Rt) equals to 1 (means negative)
 - Otherwise, MSb of the result equals to 0
 - Notice that the outcome of MSb is similar to the result of s1t
 - Idea: Do (Rs Rt):
 - ☑copy the MSb of the result to the LSb of slt output;
 ☑Set all other bits of slt output are 0

- ☐ How to implement it?
 - The comparison is equivalent to testing if (Rs Rt) < 0 slt \$t0, \$s1, \$s2</p>






1-bit ALU for bits 0 to 30


1-bit ALU for the MSb (bit 31)

- □ The "set" signal is the MSb of the result of the subtraction, A B
- ☐ It is passed to LSB
- □ Result0 will equal to this "set" signal when operation = 3 (which means slt instruction is being executed)




- ☐ To support beq
- ☐ We need to compare Rs to Rt
 - \circ The comparison is equivalent to testing if (Rs Rt) == 0
 - O If (Rs Rt) is equal to 0
 - All bits of the output are 0
 - Otherwise, at least one of them is non 0

- ☐ Finally, this adds a zero detector
- □ For addition and AND
 /OR operations both
 Bnegate and
 CarryIn are 0 and for
 subtract, they are both
 1 so we combine them
 into a single line



☐ Knowing what is exactly inside a 32-bits ALU, from now on we will use the universal symbol for a complete ALU as follows:



ALU Control lines	Operation		
000	AND		
001	OR		
010	ADD		
110	SUB		
111	SLT		

- □ Using the ripple carry adder, the carry has to propagate from the LSb to the MSb in a sequential manner, passing through all the 32 1-bit adders one at a time. SLOW for time-critical hardware!
- ☐ Key idea behind fast carry schemes without the ripple effect:

CarryIn2 =
$$(b1 \cdot CarryIn1) + (a1 \cdot CarryIn1) + (a1 \cdot b1)$$

CarryIn1 = $(b0 \cdot CarryIn0) + (a0 \cdot CarryIn0) + (a0 \cdot b0)$

Substituting the latter into the former, we have:

CarryIn2 =
$$(a1 \cdot a0 \cdot b0)$$
 + $(a1 \cdot a0 \cdot CarryIn0)$ + $(b1 \cdot a0 \cdot b0)$ + $(b1 \cdot a0 \cdot b0)$ + $(b1 \cdot a0 \cdot CarryIn0)$ + $(a1 \cdot b1)$

All other CarryIn bits can also be expressed using CarryIn0

- \square A Bit position generates a Carry iff both inputs are 1: $G_i = a_i \cdot b_i$
- \square A Bit position propagates a Carry if exactly one input is 1: $P_i = a_i + b_i$
- ☐ Carryin at bit i can be expressed as:

$$C_{i+1} = G_i + P_i \cdot C_i$$

□ After substitution we have

$$C_{1} = G_{0} + P_{0}C_{0}$$

$$C_{2} = G_{1} + G_{0}P_{1} + C_{0}P_{0}P_{1}$$

$$C_{3} = G_{2} + G_{1}P_{2} + G_{0}P_{1}P_{2} + C_{0}P_{0}P_{1}P_{2}$$

$$C_{4} = G_{3} + G_{2}P_{3} + G_{1}P_{2}P_{3} + G_{0}P_{1}P_{2}P_{3} + C_{0}P_{0}P_{1}P_{2}P_{3}$$

- We can build a circuit to predict all Carries at the same time and do the additions in parallel
- Possible because electronic chips becoming cheaper and denser

