


COMP2611: Computer Organization

The Processor: Datapath & Control

2. Control



Topic we are going to discuss next


Datapath control unit controls the whole operation of the datapath

❑ How? Through **control signals**, e.g.

- read/write signals for state elements: **RegWrite**, **MemWrite**, **MemRead**
- selector inputs for multiplexors: **ALUSrc**, **MemtoReg**, **PCSrc**, **RegDst**
- ALU control inputs (updated to 4 bits) for proper operations

ALU Control Input	Function
0000	and
0001	or
0010	add
0110	subtract
0111	set on less than
1100	NOR

❑ The **ALU control** is part of the **datapath control unit**




❑ Two common implementation techniques:

① 1-level decoding

— more input bits

② 2-level decoding

+ less input bits, less complicated => potentially faster logic



2 levels of decoding: only 8 inputs are used to generate 3 outputs in 2nd level

1 level only, a logic circuit with 12 inputs is needed


- ❑ **Inputs** used by control unit to generate ALU control input bits:
 - **ALUOp** (2 bits)
 - **Function code** of instruction (6 bits)

Instruction operation	Desired ALU action	Instruction opcode	ALUOp	Function code	ALU control input
lw	add	load word	00	XXXXXX	0010
sw	add	store word	00	XXXXXX	0010
beq	subtract	branch equal	01	XXXXXX	0110
add	add	R-type	10	100000	0010
sub	subtract	R-type	10	100010	0110
and	and	R-type	10	100100	0000
or	or	R-type	10	100101	0001
slt	set on less than	R-type	10	101010	0111

- ❑ Start from truth table
- ❑ Smart design converts many entries in the table to **don't-care** terms, leading to a simplified hardware implementation


ALUOp		Function code						Operation	
ALUOp1	ALUOp0	F5	F4	F3	F2	F1	F0		
0	0	X	X	X	X	X	X	0010	lw, sw
X	1	X	X	X	X	X	X	0110	
1	X	X	X	0	0	0	0	0010	R-type Instr.
1	X	X	X	0	0	1	0	0110	
1	X	X	X	0	1	0	0	0000	
1	X	X	X	0	1	0	1	0001	
1	X	X	X	1	0	1	0	0111	

- ❑ **Why we can come up with some many don't care?**



Signal name	Effect when deasserted	Effect when asserted
RegDst	The register destination number for the Write register comes from rt field (bits 20-16)	The register destination number for the Write register comes from rd field (bits 15-11)
RegWrite	None	Enable data write to the register specified by the register destination number
ALUSrc	The second ALU operand comes from the second register file output (Read data port 2).	The second ALU operand is the sign-extended, lower 16 bits of the instruction
PCSrc	The next PC picks up the output of the adder that computes PC+4	The next PC picks up the output of the adder that computes the branch target
MemRead	None	Enable read from memory. Memory contents designated by the address are put on the Read data output
MemWrite	None	Enable write to memory. Overwrite the memory contents designated by the address with the value on the Write data input
MemtoReg	Feed the Write data input of the register file with output from ALU	Feed the Write data input of the register file with output from memory

- ❑ The **9 control signals** (7 from previous table + 2 from ALUOp) can be set based entirely on the 6-bit opcode, with the exception of PCSrc
- ❑ PCSrc control line is set if both conditions hold simultaneously:
 - a. Instruction is a branch, e.g. **beq**
 - b. Zero output of ALU is true (i.e., two source operands are equal)



- Setting of control lines (**output** of control unit):

Instruction	Reg -Dst	ALU -Src	Mem - toReg	Reg - Write	Mem - Read	Mem - Write	Branch	ALUOp1	ALUOp0
R-format	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
sw	X	1	X	0	0	1	0	0	0
beq	X	0	X	0	0	0	1	0	1

sw & **beq** will not modify any register, it is ensured by making RegWrite to 0
So, we don't care what write register & write data are

- Input** to control unit (i.e. opcode determines setting of control lines):


Instruction	Opcode in decimal	Opcode in binary					
		Op5	Op4	Op3	Op2	Op1	Op0
R-format	0	0	0	0	0	0	0
lw	35	1	0	0	0	1	1
sw	43	1	0	1	0	1	1
beq	4	0	0	0	1	0	0

14




15






- Start with truth table

Input or output	Signal name	R-format	lw	sw	beq
Inputs	Op5	0	1	1	0
	Op4	0	0	0	0
	Op3	0	0	1	0
	Op2	0	0	0	1
	Op1	0	1	1	0
	Op0	0	1	1	0
Outputs	RegDst	1	0	X	X
	ALUSrc	0	1	1	0
	MemtoReg	0	1	X	X
	RegWrite	1	1	0	0
	MemRead	0	1	0	0
	MemWrite	0	0	1	0
	Branch	0	0	0	1
	ALUOp1	1	0	0	0
	ALUOp0	0	0	0	1





Single-cycle implementation can't run very fast

Why?

- ❑ **Every instruction takes one clock cycle ($CPI = 1$), and**
- ❑ **Clock cycle is determined by the longest path in the machine**
 - i.e. clock cycle is expected to be large, resulting in poor performance

What we have seen so far, the **longest** path is for a **load** instruction

- ❑ Load involves five functional units in series
- ❑ i.e. instruction mem., register file, ALU, data mem., register file

It is more severe when considering other computational instructions

- ❑ e.g. multiplication, division, and floating-point operations, etc.

Other issues

- ❑ Sharing of hardware functional units is NOT possible within a cycle