Chapter 8: Memory-Management Strategies



Operating System Concepts - 9th Edition

Chapter 8: Memory Management Strategies

- Contiguous Memory Allocation Segmentation
- Paging
- Structure of the Page Table
- Example: The Intel 32 and 64-bit Architectures
- Example: ARM Architecture



Objectives

- To provide a detailed description of various ways of organizing memory hardware
- To provide a detailed description of the Intel Pentium, which supports both pure segmentation and segmentation with paging









- Program must be brought (from disk) into memory and placed within a process for it to be run
- Main memory and registers are only storage CPU can access directly
- Memory unit only sees a stream of addresses + read requests, or address + data and write requests
- Register access in one CPU clock (or less)
- he sits between main memory and CPU registers
- Protection of memory required to ensure correct operation



Base and Limit Registers

- A pair of base and limit registers define the logical address space







Address Binding

- - Without support, must be loaded into address 0000
- Inconvenient to have first user process physical address always at 0000
- How can it not be?
- Source code addresses usually symbolic
- Compiled code addresses bind to relocatable addresses
- i.e. "14 bytes from beginning of this module"
- Linker or loader will bind relocatable addresses to absolute addresses
 - i.e. 74014
- Each binding maps one address space to another






Binding of Instructions and Data to Memory

- Address binding of instructions and data to memory addresses can happen at three different stages
 - Compile time: If memory location known a priori, absolute code can be generated; must recompile code if starting location changes
 Load time: Must generate relocatable code if memory location is not known at compile time.

 - Execution time: Binding delayed until run time if the process can be moved during its execution from one memory segment to another
 - Need hardware support for address maps (e.g., base and limit registers)











Logical vs. Physical Address Space

- The concept of a logical address space that is bound to a separate physical address space is central to proper memory management
 - Logical address generated by the CPU; also referred to as virtual address
 - Physical address address seen by the memory unit
- Logical and physical addresses are the same in compile-time and load-time address-binding schemes; logical (virtual) and physical addresses differ in execution-time address-binding scheme
- Logical address space is the set of all logical addresses generated by a program
- Physical address space is the set of all physical addresses generated by a program








Memory-Management Unit (мми)

- Hardware device that at run time maps virtual to physical address Many methods possible, covered in the rest of this chapter
- To start, consider simple scheme where the value in the relocation register is added to every address generated by a user process at the time it is sent to memory
 - Base register now called relocation register
 - MS-DOS on Intel 80x86 used 4 relocation registers
- The user program deals with logical addresses; it never sees the real physical addresses
 - Execution-time binding occurs when reference is made to location in memory
 - Logical address bound to physical addresses



Dynamic relocation using a relocation register

- Routine is not loaded until it is called
- Better memory-space utilization; unused routine is never loaded
- All routines kept on disk in relocatable load format
- No special support from the operating system is required
 - Implemented through program design
 - OS can help by providing libraries to implement dynamic loading








Swapping

- A process can be **swapped** temporarily out of memory to a backing store, and then brought back into memory for continued execution
- Total physical memory space of processes can exceed physical memory
- Backing store fast disk large enough to accommodate copies of all memory images for all users; must provide direct access to these memory images. Roll out, roll in swapping variant used for priority-based scheduling algorithms; lower-priority process is swapped out so higher-priority process can be loaded and executed.
- Major part of swap time is transfer time; total transfer time is directly proportional to the amount of memory swapped
- System maintains a ready queue of ready-to-run processes which have memory images on disk Does the swapped out process need to swap back in to same physical addresses?
- Depends on address binding method
- Plus consider pending I/O to / from process memory space
 Modified versions of swapping are found on many systems (i.e., UNIX, Linux, and Windows)
 - Swapping normally disabled
 - Started if more than threshold amount of memory allocated
 - Disabled again once memory demand reduced below threshold



8.13





Contiguous Allocation

- Main memory must support both OS and user processes
- Limited resource, must allocate efficiently
- Contiguous allocation is one early method
- Main memory usually into two partitions
 - Resident operating system, usually held in low memory with interrupt vector
 - User processes then held in high memory
 - Each process contained in single contiguous section of memory
- Relocation registers used to protect user processes from each other, and from changing operating-system
 code and data
 - Base register contains value of smallest physical address
 - Limit register contains range of logical addresses each logical address must be less than the limit register

 - . Can then allow actions such as kernel code being transient and kernel changing size





Hardware Support for Relocation and Limit Registers logical memory trap: addressing error



Contiguous Allocation (Cont.)

- - Degree of multiprogramming limited by number of partitions
 - Variable-partition sizes for efficiency (sized to a given process' needs)
 - Hole block of available memory; holes of various size are scattered throughout memory When a process arrives, it is allocated memory from a hole large enough to accommodate it
 - Process exiting frees its partition, adjacent free partitions combined
 - Operating system maintains information about: a) allocated partitions b) free partitions (hole)







Fragmentation

- External Fragmentation total memory space exists to satisfy a request, but it is not contiguou
- Internal Fragmentation allocated memory may be slightly larger than requested memory; this size
 difference is memory internal to a partition, but not being used
- First fit analysis reveals that given N blocks allocated, 0.5 N blocks lost to fragmentation
 - 1/3 may be unusable -> 50-percent rule



rating System Concepts – 9th Edition 8.19 Silberschatz, Gr



Fragmentation (Cont.)

- Reduce external fragmentation by compaction
 - Shuffle memory contents to place all free memory together in one large block
 - Compaction is possible only if relocation is dynamic, and is done at execution time
 - I/O problem
 - Latch job in memory while it is involved in I/C
 - Do I/O only into OS buffers
- Now consider that backing store has same fragmentation problems



Operating System Concepts – 9th Edition

8.20



Segmentation

- Memory-management scheme that supports user view of memory
- A program is a collection of segments
 - A program is a collection of segments
 A segment is a logical unit such as:

main program procedure

function method object


local variables, global variables common block

stack symbol table arrays

Operating System Concepts – 9th Edition


8.21





ting System Concepts – 9th Edition 8.22









Segmentation Architecture

- Logical address consists of a two tuple:
 - <segment-number, offset>,
 - Segment table maps two-dimensional physical addresses; each table entry has:
 base contains the starting physical address where the segments reside in memory
 - limit specifies the length of the segment
- Segment-table base register (STBR) points to the segment table's location in memory
- Segment-table length register (STLR) indicates number of segments used by a program; segment number s is legal if s < STLR







Paging

- Physical address space of a process can be noncontiguous; process is allocated physical memory whenever the latter is available
 - Avoids external fragmentation
 - Avoids problem of varying sized memory chunks
- Divide physical memory into fixed-sized blocks called fra
- Size is power of 2, between 512 bytes and 16 Mbytes
- Divide logical memory into blocks of same size called pages Keep track of all free frames
- To run a program of size ${\it N}$ pages, need to find ${\it N}$ free frames and load program
- Set up a page table to translate logical to physical addresses
- Backing store likewise split into pages
- Still have Internal fragmentation






Address Translation Scheme


- Address generated by CPU is divided into:
 - Page number (p) used as an index into a page table which contains base address of each page in physical memory
 - Page offset (d) combined with base address to define the physical memory address that is sent to the memory unit


page number	page offset	
Р	d	
m - n		


For given logical address space 2^m and page size 2ⁿ

























Effective Access Time

- Associative Lookup = ϵ time unit
 - Can be < 10% of memory access time
- Hit ratio = α
 - Hit ratio percentage of times that a page number is found in the associative registers; ratio related to number of associative registers
- Consider α = 80%, ϵ = 20ns for TLB search, 100ns for memory access

 $EAT = (1 + \varepsilon) \alpha + (2 + \varepsilon)(1 - \alpha)$

- Consider α = 80%, ϵ = 20ns for TLB search, 100ns for memory access
 - EAT = 0.80 x 100 + 0.20 x 200 = 120ns
- Consider more realistic hit ratio $\rightarrow \alpha$ = 99%, ϵ = 20ns for TLB search, 100ns for memory access EAT = 0.99 x 100 + 0.01 x 200 = 101ns

System Concepts - 9th Edition






Memory Protection

- Memory protection implemented by associating protection bit with each frame to indicate if read-only or read-write access is allowed
 - Can also add more bits to indicate page execute-only, and so on
- Valid-invalid bit attached to each entry in the page table:
 - "valid" indicates that the associated page is in the process' logical address space, and is thus a legal page
 "invalid" indicates that the page is not in the process' logical address space

 - Or use page-table length register (PTLR)
- Any violations result in a trap to the kernel








Shared Pages

- - One copy of read-only (reentrant) code shared among processes (i.e., text editors, compilers, window systems)
 - Similar to multiple threads sharing the same process space
 - Also useful for interprocess communication if sharing of read-write pages is allowed
- - Each process keeps a separate copy of the code and data
 - The pages for the private code and data can appear anywhere in the logical address space











Structure of the Page Table

- Memory structures for paging can get huge using straight-forward methods
 - Consider a 32-bit logical address space as on modern computers
 - Page size of 4 KB (2¹²)
 - Page table would have 1 million entries (2³² / 2¹²)
 - If each entry is 4 bytes -> 4 MB of physical address space / memory for page table alone
 - > That amount of memory used to cost a lot
 - Don't want to allocate that contiguously in main memory
- Hierarchical Paging
- Hashed Page Tables
- Inverted Page Tables






Hierarchical Page Tables

- Break up the logical address space into multiple page tables
- A simple technique is a two-level page table
- We then page the page table







Two-Level Paging Example


- A logical address (on 32-bit machine with 1K page size) is divided into:
 a page number consisting of 22 bits
 a page offset consisting of 10 bits
- Since the page table is paged, the page number is further divided into:
 a 12-bit page number

 - a 10-bit page offset
- Thus, a logical address is as follows:

page number		page offset	
<i>P</i> ₁	<i>p</i> ₂	d	
12	10	10	

- lacksquare where ho_1 is an index into the outer page table, and ho_2 is the displacement within the page of the inner page table
- Known as forward-mapped page table







64-bit Logical Address Space

- Even two-level paging scheme not sufficient
- If page size is 4 KB (212)
 - Then page table has 252 entries
 - If two level scheme, inner page tables could be 2¹⁰ 4-byte entries
 - Address would look like

outer page	inner page	page offset
<i>p</i> ₁	<i>p</i> ₂	d
42	10	12

- Outer page table has 242 entries or 244 bytes
- One solution is to add a 2nd outer page table
 But in the following example the 2nd outer page table is still 2³⁴ bytes in size
 - And possibly 4 memory access to get to one physical memory location





Three-level Paging Scheme

outer page	inner page	offset
p_1	p_2	d
42	10	12

2nd	d outer page	outer page	inner page	offset
	p_1	p_2	p_3	d
	32	10	10	12





Example: The Intel 32 and 64-bit Architectures


- Pentium CPUs are 32-bit and called IA-32 architecture
- Many variations in the chips, cover the main ideas here




Example: The Intel IA-32 Architecture Each segment can be 4 GB Up to 16 K segments per process Divided into two partitions First partition of up to 8 K segments are private to process (kept in local descriptor table (LDT)) Second partition of up to 8K segments shared among all processes (kept in global descriptor table (GDT)) CPU generates logical address Selector given to segmentation unit Which produces linear addresses s g p Linear address given to paging unit Which generates physical address in main memory
 Paging units form equivalent of MMU Pages sizes can be 4 KB or 4 MB











Example: ARM Architecture

- Dominant mobile platform chip (Apple IOS and Google Android devices for example)
 Modern, energy efficient, 32-bit CPU
 4 KB and 16 KB pages
 1 MB and 16 MB pages (termed sections)
 Cone-level paging for sections, two-level for smaller pages
 Two levels of TLBs

 Two levels of TLBs


- Two levels of TLBs

 - Two levels of TLBs

 Outer level has two micro
 TLBs (one data, one
 instruction)

 Inner is single main TLB

 First inner is checked, on
 miss outers are checked,
 and on miss page table
 walk performed by CPU





ting System Concepts – 9th Edition

8.55