

Chapter 8: Memory-Management Strategies



Operating System Concepts - 9th Edition






Background

- Program must be brought (from disk) into memory and placed within a process for it to be run
- Main memory and registers are only storage CPU can access directly
- Memory unit only sees a stream of addresses + read requests, or address + data and write requests
- Register access in one CPU clock (or less)
- Main memory can take many cycles, causing a stall
- Cache sits between main memory and CPU registers
- Protection of memory required to ensure correct operation





Base and Limit Registers ■ A pair of base and limit registers define the logical address space CPU must check every memory access generated in user mode to be sure it is between base and limit for that user 300040 300040 process 120900 420940 process 880000




Address Binding

- Programs on disk, ready to be brought into memory to execute form an input queue
- Without support, must be loaded into address 0000 ■ Inconvenient to have first user process physical address always at 0000
- How can it not be?
- Further, addresses represented in different ways at different stages of a program's life
 - Source code addresses usually symbolic
 - Compiled code addresses bind to relocatable addresses
 - i.e. "14 bytes from beginning of this module" Linker or loader will bind relocatable addresses to absolute addresses
 - i.e. 74014
 - Each binding maps one address space to another



Binding of Instructions and Data to Memory Compile time: If memory location known a priori, absolute code can be generated; must recompile code if starting location changes Load time: Must generate relocatable code if memory location is not known at compile time Execution time: Binding delayed until run time if the process can be moved during its execution from one memory segment to another > Need hardware support for address maps (e.g., base and limit registers)





Logical vs. Physical Address Space


- The concept of a logical address space that is bound to a separate physical address space is central to proper memory management
 - Logical address generated by the CPU; also referred to as virtual address
 - Physical address address seen by the memory unit
- Logical and physical addresses are the same in compile-time and load-time address-binding schemes; logical (virtual) and physical addresses differ in execution-time address-binding scheme
- Logical address space is the set of all logical addresses generated by a program
- Physical address space is the set of all physical addresses generated by a program



Memory-Management Unit (MMU) Hardware device that at run time maps virtual to physical address To start, consider simple scheme where the value in the relocation register is added to every address generated by a user process at the time it is sent to memory Base register now called relocation register MS-DOS on Intel 80x86 used 4 relocation registers ■ The user program deals with logical addresses; it never sees the real physical addresses Execution-time binding occurs when reference is made to location in memory Logical address bound to physical addresses

Dynamic relocation using a relocation register

- Routine is not loaded until it is called
- All routines kept on disk in relocatable load
- Useful when large amounts of code are needed to handle infrequently occurring
- No special support from the operating system is required
- Implemented through program design
- OS can help by providing libraries to implement dynamic loading







Swapping

- A process can be swapped temporarily out of memory to a backing store, and then brought back into memory for continued execution
- Total physical memory space of processes can exceed physical memory
- Backing store fast disk large enough to accommodate copies of all memory images for all users; must provide direct access to these memory images
- Roll out in a swapping variant used for priority-based scheduling algorithms; lower-priority process is swapped out so higher-priority process can be loaded and executed

 Major part of swapp time is transfer time; total transfer time is directly proportional to the amount
- System maintains a ready queue of ready-to-run processes which have memory images on disk
- Does the swapped out process need to swap back in to same physical addresses?
- Depends on address binding method
- Plus consider pending I/O to / from process memory space ■ Modified versions of swapping are found on many systems (i.e., UNIX, Linux, and Windows)
 - Swapping normally disabled
 - . Started if more than threshold amount of memory allocated
 - Disabled again once memory demand reduced below threshold



Schematic View of Swapping operating system 1 swap out 2 swap in backing store



Contiguous Allocation


- Main memory must support both OS and user processes
- Limited resource, must allocate efficiently
- Contiguous allocation is one early method
- Main memory usually into two partitions:
 - Resident operating system, usually held in low memory with interrupt vector
 - User processes then held in high memory
 - Each process contained in single contiguous section of memory
- Relocation registers used to protect user processes from each other, and from changing operating-system
 - Base register contains value of smallest physical address
 - Limit register contains range of logical addresses each logical address must be less than the limit


 - Can then allow actions such as kernel code being transient and kernel changing size





Hardware Support for Relocation and Limit Registers





Dynamic Storage-Allocation Problem How to satisfy a request of size n from a list of free holes?

- First-fit: Allocate the first hole that is big enough
- Best-fit: Allocate the *smallest* hole that is big enough; must search entire list, unless ordered by size Produces the smallest leftover hole
- Worst-fit: Allocate the largest hole: must also search entire list Produces the largest leftover hole

First-fit and best-fit better than worst-fit in terms of speed and storage utilization






Fragmentation

- nal Fragmentation total memory space exists to satisfy a request, but it is not contiquous
- Internal Fragmentation allocated memory may be slightly larger than requested memory; this size difference is memory internal to a partition, but not being used
- First fit analysis reveals that given N blocks allocated, 0.5 N blocks lost to fragmentation
 - 1/3 may be unusable -> 50-percent rule







Segmentation


- Memory-management scheme that supports user view of memory
- A program is a collection of segments A segment is a logical unit such as:


main program procedure function

method object local variables, global variables common block

symbol table arrays









segment number s is legal if s < STLR







Segmentation Architecture (Cont.)


- With each entry in segment table associate
 validation bit = 0 ⇒ illegal segment


 - read/write/execute privileges
- Protection bits associated with segments; code sharing occurs at segment level
- Since segments vary in length, memory allocation is a dynamic storage-allocation problem
- A segmentation example is shown in the following diagram


































Effective Access Time


- Associative Lookup = ε time unit
 - Can be < 10% of memory access time
- Hit ratio = α
 - Hit ratio percentage of times that a page number is found in the associative registers; ratio related to number of associative registers
- Consider α = 80%, ϵ = 20ns for TLB search, 100ns for memory access
- Effective Access Time (EAT)

 $EAT = (1 + \epsilon) \alpha + (2 + \epsilon)(1 - \alpha)$

- Consider α = 80%, ϵ = 20ns for TLB search, 100ns for memory access
 - EAT = 0.80 x 100 + 0.20 x 200 = 120ns
- Consider more realistic hit ratio -> α = 99%, ε = 20ns for TLB search, 100ns for memory access
- EAT = 0.99 x 100 + 0.01 x 200 = 101ns









Shared Pages

- Shared code
 - One copy of read-only (reentrant) code shared among processes (i.e., text editors, compilers, window systems)
 - Similar to multiple threads sharing the same process space
 - Also useful for interprocess communication if sharing of read-write pages is allowed
- Private code and data
 - Each process keeps a separate copy of the code and data
 - . The pages for the private code and data can appear anywhere in the logical address space




Shared Pages Example ed 1 3 4 6 1 ed 2 data 1 ed 3 data 3 data 1 ed 1 ed 1 ed 2 3 4 6 7 ed 2 ed 3 ed 3 data 2 page table for P₂ data 2 ed 1 3 4 6 2 ed 2 ed 3 data 3 process P.





Hierarchical Page Tables


- Break up the logical address space into multiple page tables
- A simple technique is a two-level page table
- We then page the page table


































Example: ARM Architecture

- Dominant mobile platform chip (Apple iOS and Google Android devices for example)
 Modern, energy efficient, 32-bit CPU
- 4 KB and 16 KB pages
- 1 MB and 16 MB pages (termed sections)
- One-level paging for sections, two-level for smaller pages
- Two levels of TLBs

 - Outer level has two micro
 TLBs (one data, one
 instruction)
 Inner is single main TLB
 First inner is checked, on
 miss outers are checked,
 and on miss page table
 walk performed by CPU

