COMP2611: Computer Organization


Sequential logic and Data representation

- ☐ You will learn the following in this tutorial:
 - □ clock, simple memory elements (SR latch, D latch, D flip flop) and register file,
 - □ data representations (IEEE 754 single/double precision floating point numbers, ASCII encoding).

Sequential logic

- clock
- Memory elements: SR latch, D latch, D flip flop, register file Data representation
 - base conversions, two's complement
 - IEEE 754 floating point format,
 - ASCII representation of characters

- □ A clock acts as a global signal that gives all the components in the system an indication of time.
- □ Clock is used in sequential logic to decide and co-ordinate state updates.
- ☐ Just to remind you, a clock signal has three important key words that you need to know:




Sequential logic

- clock
- Memory elements: S-R latch, D latch, D flip flop, register file

Data representation

- base conversions, two's complement
- IEEE 754 floating point format,
- ASCII representation of characters


□ A S-R latch (Set-Reset latch) shown below is the simplest memory element.



| S | R | Action on Q |
|---|---|-----------------|
| 0 | 0 | Nothing changed |
| 0 | 1 | Q=0 |
| 1 | 0 | Q=1 |
| 1 | 1 | forbidden |

□ Question: How does this circuit "stores" information? What is the size of the information being stored?


☐ The value stored in a D-latch can be updated iff the clock is asserted (i.e. C=1). It is a level Triggering device.



| C (Clock) | D | Action on Q |
|-----------|---|-----------------|
| 0 | 0 | Nothing changed |
| 0 | 1 | Nothing changed |
| 1 | 0 | Q=0 |
| 1 | 1 | Q=1 |

- □ Note the S-R latch on the right part of the D-latch circuit.
- Question: From the circuit, argue whether it is possible to do update when the clock is not asserted?

- □ A D flip-flop can be updated only on a falling/rising clock edge(edge Triggering device).
- ☐ There are many ways to create a D flip flop, the figure below (from the lecture note) shows a D flip flop created from two D latches.



- ☐ This flip flop can be updated in a falling edge or in a rising edge?
- Question: Without adding new hardware, how to modify the device so that it can only be updated on rising edges (if this is not already the case)?

□ A register file is a piece of hardware that allows reading from and writing to the desired registers. The following figure shows a sample register file.





Figure 1

- How do you read from a register (what are the inputs)?
- How do you write to a register (what are the inputs)?

How to write to a register

☐ How do you write to a register (what are the inputs)?



Sequential logic

- clock
- Memory elements: SR latch, D latch, D flip flop, register file

Data representation

- base conversions, two's complement
- IEEE 754 floating point format,
- ASCII representation of characters

 \square Example: Convert .625₍₁₀₎ to the binary format:

$$0.625 \times 2$$
 LHS of decimal pt=1

$$0.25 \times 2$$
 LHS of decimal pt=0

0.5 x 2 LHS of decimal pt=1

$$0.625_{(10)} = > 0.101_{(2)}$$

RHS = 0.25

RHS =0.5

RHS = 0 done!

Most significant digit

Least significant digit

□ Example : Convert 101.101 (2) to the decimal format:

$$(1x2^2) + (0x2^1) + (1x2^0) + (1x2^{-1}) + (0x2^{-2}) + (1x2^{-3}) = 5.625_{(10)}$$

$$101.101_{(2)} = > 5.625_{(10)}$$

- □ Computers use two's complement representation scheme for signed numbers.
- ☐ The positive numbers are represented as before. The negative numbers are converted as follows:
 - bit inverted the number to get its one's complement,
 - □ add 1 to the one's complement number to get the two's complement.
- □ Bit 31 is the sign bit. (for +ve numbers bit 31 is 0, for -ve numbers bit 31 is 1)
- \square Example: -5 (0000 0000 0000 0000 0000 0000 0101₍₂₎)
 - ☐ Its 1's complement is

```
1111 1111 1111 1111 1111 1111 1111 1010_{(2)}
```

□ After adding 1 the 2's complement becomes

```
1111 1111 1111 1111 1111 1111 1111 1011_{(2)}
```

- ☐ To convert a two's complement number back to its decimal form, one needs to do the follows:
 - Look at the sign bit, if sign bit is zero, convert the binary number directly to decimal format,
 - □ If the sign bit is one, invert the number and then add 1 to the inverted number. Convert the result to decimal format and put a —ve sign to the number
- - □ Sign bit =1, invert all the bits we have $0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0100_{(2)}$

 - □ Convert the result to decimal format and add a –ve sign

☐ The IEEE 754 standard uses 32 bits to represent single precision floating point numbers.

```
31 30
                22
                                                              0
      Exponent
                                   significand
1 bit 8 bits
                                    23 bits
```

: sign bit (0 positive, 1 negative), \square S

 \square Exponent: 8-bit field, bias = 127,

☐ Significant: 23-bit field.

Exercise: Convert -5.625₍₁₀₎ to the single precision floating point format:

- ☐ To convert a real number into the single precision format, three steps are involved:
 - 1. note the sign and convert the absolute value of number into binary format,
 - □ 2. normalize the number in 1,
 - □ 3. calculate the exponent value in binary format.

□ Exercise:

Convert $-5.625_{(10)}$ to the single precision floating point format:

- 1. $5.625_{(10)} = 101.101_{(2)}$, sign bit =1
- 2. normalize $101.101 = 1.01101 \times 2^{2}$
- 3. exponent value = (bias +2)= $(127+2) = 129_{(10)}$ = $1000 \ 0001_{(2)}$

The resulting single precision representation is

1 1000 0001 011010000000000000000000



Implicit leading 1

- ☐ To convert a number in single precision representation back to the decimal representation, one just needs to reverse the procedure:
 - □ 1. calculate the exponent value and convert it to decimal format,
 - 2. re-construct the value from the exponent and the significant,
 - 3. put the proper sign to the number by referring to the sign bit
- ☐ An example:

- 1. exponent = $1000\ 0001 = 129$, => exponent = 129-127=2
- 2. reconstruct from the exponent 1.01101 x $2^2 = 101.101_{(2)}$ = $5.625_{(10)}$
- 3. sign bit =1 => $-5.625_{(10)}$

Implicit leading 1

The IEEE 754 standard uses 64 bits to represent double precision floating point numbers.
 63 62 51
 Exponent significand

1 bit 11 bits

52 bits

□ S : sign bit (0 positive, 1 negative),

 \square Exponent : 11-bit field, bias = 1023,

☐ Significant: 52-bit field.

Exercise: Convert -5.625₍₁₀₎ to the double precision floating point format:

- ☐ The steps for converting a real number into the double precision format are identical to those of the single precision, except for two things :
 - □ 1. the exponent is 11-bit and the bias is now 1023 (instead of 127),
 - □ 2. the significant contains 52 bits (instead of 23 bits).

□ Exercise :

Convert $-5.625_{(10)}$ to the double precision floating point format:

- 1. $5.625_{(10)} = 101.101_{(2)}$, sign bit =1
- 2. normalize $101.101 = 1.01101 \times 2^{2}$
- 3. exponent value = (bias+2)= $(1023+2) = 1025_{(10)}$ = $100\ 0000\ 0001_{(2)}$

The resulting single precision representation is

1bit 11 bits 52 bits

Implicit leading 1

- ☐ To convert a number in double precision representation back to the decimal representation, follows a reverse procedure as below:
 - □ 1. calculate the exponent value and convert it to decimal format,
 - 2. re-construct the value from the exponent and the significant by adding the implicit leading 1,
 - □ 3. put the proper sign to the number by referring to the sign bit
- An example:

- 1. exponent = 1000 0000 0001 \neq 1025₍₁₀₎ => exponent = 1025-1023=2
- 2. reconstruct from the exponent 1.01101 x $2^2 = 101.101_{(2)}$ = 5.625₍₁₀₎
- 3. sign bit =1 => -5.625 $_{(10)}$

□ IEEE 754 Single precision format:

| Exponent Significand | 0 | 1 - 254 | 255 |
|----------------------|---|--|--------------------------------------|
| 0 | 0 | F_127 | $(-1)^{S} \times (\infty)$ |
| ≠ 0 | $(-1)^s \times (0.F) \times (2)^{-126}$ | $(-1)^{s} \times (1.F) \times (2)^{E-127}$ | non-numbers e.g. $0/0$, $\sqrt{-1}$ |

□ IEEE 754 Double precision format:

| Exponent Significand | 0 | 1 - 2046 | 2047 |
|----------------------|--|---|--------------------------------------|
| 0 | 0 | $(-1)^{S} \times (1.F) \times (2)^{E-1023}$ | $(-1)^{S} \times (\infty)$ |
| ≠ 0 | $(-1)^{S} \times (0.F) \times (2)^{-1022}$ | | non-numbers e.g. $0/0$, $\sqrt{-1}$ |

- ☐ The American Standard Code for Information Interchange (ASCII) is a character encoding scheme for encoding text.
- □ ASCII code uses 8 bits to represent one character.
- ☐ The list of the first 128 characters is listed in the table below

| Dec | Нх О | ct Cha | r | Dec | Нх | Oct | Html | Chr | lDec | Нх | Oct | Html | Chr | LDec | Нх | Oct | Html Cl | nr |
|-----|------|--------|--------------------------|-----|----|-----|--|-------|------|----|-----|----------------|-----|------|----|-----|---------|----|
| 0 | | | (null) | | | | | Space | | | | ۵#64; | _ | | | | a#96; | N. |
| ĭ | | | (start of heading) | | | | a#33; | - | | | | a#65; | | | | | a#97; | a |
| 2 | | | (start of text) | 34 | 22 | 042 | a#34; | rr . | 66 | 42 | 102 | a#66; | В | | | | a#98; | b |
| 3 | 3 00 | 03 ETX | (end of text) | 35 | 23 | 043 | # | # | 67 | 43 | 103 | a#67; | C | 99 | 63 | 143 | a#99; | C |
| 4 | 4 00 | 04 EOT | (end of transmission) | 36 | 24 | 044 | \$ | ş | 68 | 44 | 104 | D | D | 100 | 64 | 144 | a#100; | d |
| 5 | 5 00 | 05 ENQ | (enquiry) | 37 | 25 | 045 | % | * | 69 | 45 | 105 | E | E | 101 | 65 | 145 | e | e |
| 6 | 6 00 | 06 ACK | (acknowledge) | 38 | 26 | 046 | & | 6 | 70 | 46 | 106 | F | F | 102 | 66 | 146 | a#102; | f |
| 7 | 7 00 | 07 BEL | (bell) | 39 | 27 | 047 | %#39; | 1 | 71 | 47 | 107 | G | G | | | | g | _ |
| 8 | 8 03 | lo Bs | (backspace) | 40 | | | &# 4 0; | | 72 | 48 | 110 | H | H | 104 | 68 | 150 | a#104; | h |
| 9 | 9 00 | ll TAB | (horizontal tab) | 41 | | |) | | 73 | | | @#73; | | | | | i | |
| 10 | | l2 LF | (NL line feed, new line) | ı | | | 6# 4 2; | | | | | @#7 4 ; | | | | | j | |
| 11 | B 0. | L3 VT | (vertical tab) | 43 | | | 6#43; | + | 75 | | | 6#75; | | | | | k | |
| 12 | | 14 FF | (NP form feed, new page) | | | | @#44; | | 76 | | | a#76; | | 1 | | | l | |
| 13 | | L5 CR | (carriage return) | | | | &#45;</td><td></td><td>77</td><td>_</td><td></td><td>M</td><td></td><td></td><td></td><td></td><td>a#109;</td><td></td></tr><tr><td>14</td><td></td><td>16 SO</td><td>(shift out)</td><td></td><td></td><td></td><td>«#46;</td><td></td><td>78</td><td></td><td></td><td>%#78;</td><td></td><td></td><td></td><td></td><td>n</td><td></td></tr><tr><td>15</td><td></td><td>l7 SI</td><td>(shift in)</td><td></td><td></td><td></td><td>6#47;</td><td></td><td>79</td><td></td><td></td><td>6#79;</td><td></td><td></td><td></td><td></td><td>o</td><td></td></tr><tr><td>16</td><td>10 02</td><td>20 DLE</td><td>(data link escape)</td><td></td><td></td><td></td><td>6#48;</td><td></td><td>80</td><td></td><td></td><td>P</td><td></td><td>1</td><td></td><td></td><td>p</td><td>_</td></tr><tr><td></td><td></td><td>21 DC1</td><td>(device control 1)</td><td></td><td></td><td></td><td>a#49;</td><td></td><td>81</td><td></td><td></td><td>Q</td><td></td><td></td><td></td><td></td><td>q</td><td></td></tr><tr><td></td><td></td><td></td><td>(device control 2)</td><td></td><td></td><td></td><td>2</td><td></td><td></td><td></td><td></td><td>R</td><td></td><td></td><td></td><td></td><td>a#114;</td><td></td></tr><tr><td></td><td></td><td></td><td>(device control 3)</td><td></td><td></td><td></td><td>3</td><td></td><td></td><td></td><td></td><td>%#83;</td><td></td><td></td><td></td><td></td><td>s</td><td></td></tr><tr><td></td><td></td><td></td><td>(device control 4)</td><td></td><td></td><td></td><td>6#52;</td><td></td><td></td><td></td><td></td><td>4;</td><td></td><td>1</td><td></td><td></td><td>t</td><td></td></tr><tr><td></td><td></td><td></td><td>(negative acknowledge)</td><td></td><td></td><td></td><td>5</td><td></td><td></td><td></td><td></td><td>U</td><td></td><td>1</td><td></td><td></td><td>u</td><td></td></tr><tr><td>22</td><td>16 02</td><td>26 SYN</td><td>(synchronous idle)</td><td></td><td></td><td></td><td>4;</td><td></td><td>86</td><td></td><td></td><td>V</td><td></td><td></td><td></td><td></td><td>v</td><td></td></tr><tr><td></td><td></td><td>27 ETB</td><td>(end of trans. block)</td><td></td><td></td><td></td><td>7</td><td></td><td>87</td><td></td><td></td><td>W</td><td></td><td></td><td></td><td></td><td>w</td><td></td></tr><tr><td></td><td></td><td></td><td>(cancel)</td><td></td><td></td><td></td><td>8</td><td></td><td>88</td><td></td><td></td><td>6#88;</td><td></td><td></td><td></td><td></td><td>x</td><td></td></tr><tr><td>25</td><td>19 03</td><td>31 EM</td><td>(end of medium)</td><td>57</td><td>39</td><td>071</td><td>9</td><td>9</td><td>89</td><td>59</td><td>131</td><td>Y</td><td>Y</td><td>121</td><td>79</td><td>171</td><td>y</td><td>Y</td></tr><tr><td></td><td></td><td>32 SUB</td><td>(substitute)</td><td></td><td></td><td></td><td>%#58;</td><td></td><td>90</td><td></td><td></td><td>Z</td><td></td><td>122</td><td></td><td></td><td>z</td><td></td></tr><tr><td></td><td></td><td>33 ESC</td><td>(escape)</td><td></td><td></td><td></td><td>%#59;</td><td>-</td><td></td><td></td><td></td><td>[</td><td>-</td><td>123</td><td></td><td></td><td>{</td><td></td></tr><tr><td>28</td><td>10 00</td><td>34 FS</td><td>(file separator)</td><td>60</td><td>3С</td><td>074</td><td><</td><td><</td><td>92</td><td>5C</td><td>134</td><td>@#92;</td><td>A.</td><td></td><td></td><td></td><td>4;</td><td></td></tr><tr><td>29</td><td>1D 00</td><td>35 <mark>GS</mark></td><td>(group separator)</td><td>61</td><td>ЗD</td><td>075</td><td>=</td><td>=</td><td>93</td><td>5D</td><td>135</td><td>%#93;</td><td>]</td><td>125</td><td>7D</td><td>175</td><td>}</td><td>}</td></tr><tr><td>30</td><td>1E 03</td><td>36 RS</td><td>(record separator)</td><td></td><td></td><td></td><td>></td><td></td><td></td><td></td><td></td><td>	4;</td><td></td><td></td><td></td><td></td><td>~</td><td></td></tr><tr><td>31</td><td>1F 00</td><td>37 US</td><td>(unit separator)</td><td>63</td><td>3F</td><td>077</td><td>۵#63;</td><td>?</td><td>95</td><td>5F</td><td>137</td><td>a#95;</td><td>_</td><td>127</td><td>7F</td><td>177</td><td></td><td>DEL</td></tr></tbody></table> | | | | | | | | | | | |

Sequential logic

- clock
- Memory elements: SR latch, D latch, D flip flop, register file Data representation
 - base conversions, two's complement
 - IEEE 754 floating point format,
 - ASCII representation of characters

- What is the value if this is a 2's complement representation?
- What if the pattern is an unsigned integer?
- What if it is an IEEE single precision number?
- What if it represents 4 ASCII characters (assume bits 31-24, 23-16, 15-8, 7-0 store the characters, and ASCII value of 128 is the symbol '€').

Question 2: Assume the bit pattern 1001 1100 follows the IEEE-like floating point representation format

S Exponent significand

1 bit 3 bits

4 bits

- What is the bias of the exponent?
- What value the given pattern is representing?

- Question 3: Convert the decimal real numbers given below into their Binary fractions in IEEE 754 single precisions, using either rounding to nearest (ties to even) or truncating when overflow occurs:
 - a) 5.5
 - b) 8.25
 - c) 9.6

- ☐ Today we have reviewed:
 - clock, simple memory elements (S-R latch, D latch, D flip-flop) and register file,
 - simple base conversions, the IEEE 754 floating point format, and the ASCII character scheme.