# 2.2 Base Instruction Formats

In the base ISA, there are four core instruction formats (R/I/S/U), as shown in Figure 2.2. All are a fixed 32 bits in length and must be aligned on a four-byte boundary in memory. An instruction address misaligned exception is generated on a taken branch or unconditional jump if the target address is not four-byte aligned. No instruction fetch misaligned exception is generated for a conditional branch that is not taken.

The alignment constraint for base ISA instructions is relaxed to a two-byte boundary when instruction extensions with 16-bit lengths or other odd multiples of 16-bit lengths are added.

e R-type
e I-type
e S-type
e U-type
1

Figure 2.2: RISC-V base instruction formats. Each immediate subfield is labeled with the bit position (imm[x]) in the immediate value being produced, rather than the bit position within the instruction's immediate field as is usually done.

The RISC-V ISA keeps the source (rs1 and rs2) and destination (rd) registers at the same position in all formats to simplify decoding. Except for the 5-bit immediates used in CSR instructions (Section 2.8), immediates are always sign-extended, and are generally packed towards the leftmost available bits in the instruction and have been allocated to reduce hardware complexity. In particular, the sign bit for all immediates is always in bit 31 of the instruction to speed sign-extension circuitry.

Decoding register specifiers is usually on the critical paths in implementations, and so the instruction format was chosen to keep all register specifiers at the same position in all formats at the expense of having to move immediate bits across formats (a property shared with RISC-IV aka. SPUR [18]).

In practice, most immediates are either small or require all XLEN bits. We chose an asymmetric immediate split (12 bits in regular instructions plus a special load upper immediate instruction with 20 bits) to increase the opcode space available for regular instructions.

Immediates are sign-extended because we did not observe a benefit to using zero-extension for some immediates as in the MIPS ISA and wanted to keep the ISA as simple as possible.

# 2.3 Immediate Encoding Variants

There are a further two variants of the instruction formats (B/J) based on the handling of immediates, as shown in Figure 2.3.

The only difference between the S and B formats is that the 12-bit immediate field is used to encode branch offsets in multiples of 2 in the B format. Instead of shifting all bits in the instruction-encoded immediate left by one in hardware as is conventionally done, the middle bits (imm[10:1]) and sign bit stay in fixed positions, while the lowest bit in S format (inst[7]) encodes a high-order bit in B format.

Similarly, the only difference between the U and J formats is that the 20-bit immediate is shifted left by 12 bits to form U immediates and by 1 bit to form J immediates. The location of instruction bits in the U and J format immediates is chosen to maximize overlap with the other formats and with each other.

31 30 2	5 24 21	. 20	19	$15 \ 14$	12	11 8	7	6 0				
funct7	r	s2	rs1	funct	:3	rc	l	opcode	R-type			
imm[1	1:0]		rs1	funct	:3	rc	l	opcode	I-type			
imm[11:5]	r	s2	rs1	funct	:3	$_{ m imm}$	4:0]	opcode	S-type			
									_			
imm[12] $imm[10:5]$	r	s2	rs1	funct	:3	imm[4:1]	imm[11]	opcode	B-type			
	imm[3]	1:12]				rc	l	opcode	U-type			
[imm[20]] $[imm[1]$	0:1]	imm[11]	imi	n[19:12]		rc	l	opcode	J-type			

Figure 2.3: RISC-V base instruction formats showing immediate variants.

Figure 2.4 shows the immediates produced by each of the base instruction formats, and is labeled to show which instruction bit (inst[y]) produces each bit of the immediate value.

31	30	20	19 1	2	11	10	5	4 1	l	0	
		— inst[3	51] —			inst[30	:25]	inst[24:21	.]	inst[20]	I-immediate
		— inst[3	51] —			inst[30	:25]	inst[11:8]		inst[7]	S-immediate
		inst[31] $-$	_		inst[7]	inst[30	:25]	inst[11:8]		0	B-immediate
inst[31]	j	inst[30:20]	inst[19:12]				— (	) —			U-immediate
	– inst	[31] —	inst[19:12]	i	inst[20]	inst[30	:25]	inst[24:21]	.]	0	J-immediate

Figure 2.4: Types of immediate produced by RISC-V instructions. The fields are labeled with the instruction bits used to construct their value. Sign extension always uses inst[31].

Sign-extension is one of the most critical operations on immediates (particularly in RV64I), and in RISC-V the sign bit for all immediates is always held in bit 31 of the instruction to allow sign-extension to proceed in parallel with instruction decoding.

Although more complex implementations might have separate adders for branch and jump calculations and so would not benefit from keeping the location of immediate bits constant across

types of instruction, we wanted to reduce the hardware cost of the simplest implementations. By rotating bits in the instruction encoding of B and J immediates instead of using dynamic hardware muxes to multiply the immediate by 2, we reduce instruction signal fanout and immediate mux costs by around a factor of 2. The scrambled immediate encoding will add negligible time to static or ahead-of-time compilation. For dynamic generation of instructions, there is some small additional overhead, but the most common short forward branches have straightforward immediate encodings.

# 2.4 Integer Computational Instructions

Most integer computational instructions operate on XLEN bits of values held in the integer register file. Integer computational instructions are either encoded as register-immediate operations using the I-type format or as register-register operations using the R-type format. The destination is register rd for both register-immediate and register-register instructions. No integer computational instructions cause arithmetic exceptions.

We did not include special instruction set support for overflow checks on integer arithmetic operations in the base instruction set, as many overflow checks can be cheaply implemented using RISC-V branches. Overflow checking for unsigned addition requires only a single additional branch instruction after the addition: add t0, t1, t2; bltu t0, t1, overflow.

For signed addition, if one operand's sign is known, overflow checking requires only a single branch after the addition: addit t0, t1, +imm; blt t0, t1, overflow. This covers the common case of addition with an immediate operand.

For general signed addition, three additional instructions after the addition are required, leveraging the observation that the sum should be less than one of the operands if and only if the other operand is negative.

```
add t0, t1, t2
slti t3, t2, 0
slt t4, t0, t1
bne t3, t4, overflow
```

In RV64, checks of 32-bit signed additions can be optimized further by comparing the results of ADD and ADDW on the operands.

# Integer Register-Immediate Instructions

31	20 19	15 14	12 11	7 6	0
imm[11:0]	rs1	funct3	rd	opcode	
 12	5	3	5	7	
I-immediate [11:0]	$\operatorname{src}$	ADDI/SLTI[U	dest	OP-IMM	
I-immediate[11:0]	$\operatorname{src}$	ANDI/ORI/X	ORI dest	OP-IMM	

ADDI adds the sign-extended 12-bit immediate to register rs1. Arithmetic overflow is ignored and the result is simply the low XLEN bits of the result. ADDI rd, rs1,  $\theta$  is used to implement the MV rd, rs1 assembler pseudo-instruction.

SLTI (set less than immediate) places the value 1 in register rd if register rs1 is less than the sign-extended immediate when both are treated as signed numbers, else 0 is written to rd. SLTIU is

similar but compares the values as unsigned numbers (i.e., the immediate is first sign-extended to XLEN bits then treated as an unsigned number). Note, SLTIU rd, rs1, 1 sets rd to 1 if rs1 equals zero, otherwise sets rd to 0 (assembler pseudo-op SEQZ rd, rs).

ANDI, ORI, XORI are logical operations that perform bitwise AND, OR, and XOR on register rs1 and the sign-extended 12-bit immediate and place the result in rd. Note, XORI rd, rs1, -1 performs a bitwise logical inversion of register rs1 (assembler pseudo-instruction NOT rd, rs).

	31	25	24	20 19	1	5 14	=	12 11	7 6	0
ſ	imm[11:5]		imm[4:0]		rs1	fı		rd	opcode	
_	7		5		5		3	5	7	
	0000000		shamt[4:0]		$\operatorname{src}$	6	SLLI	$\operatorname{dest}$	OP-IMM	
	0000000		shamt[4:0]		$\operatorname{src}$	Ş	SRLI	$\operatorname{dest}$	OP-IMM	
	0100000		shamt[4:0]		$\operatorname{src}$	S	SRAI	$\operatorname{dest}$	OP-IMM	

Shifts by a constant are encoded as a specialization of the I-type format. The operand to be shifted is in rs1, and the shift amount is encoded in the lower 5 bits of the I-immediate field. The right shift type is encoded in a high bit of the I-immediate. SLLI is a logical left shift (zeros are shifted into the lower bits); SRLI is a logical right shift (zeros are shifted into the upper bits); and SRAI is an arithmetic right shift (the original sign bit is copied into the vacated upper bits).

31	12 11	7 6 0
imm[31:12]	rd	opcode
20	5	7
U-immediate $[31:12]$	$\operatorname{dest}$	LUI
$\hbox{U-immediate} \overline{[31:12]}$	$\operatorname{dest}$	AUIPC

LUI (load upper immediate) is used to build 32-bit constants and uses the U-type format. LUI places the U-immediate value in the top 20 bits of the destination register rd, filling in the lowest 12 bits with zeros.

AUIPC (add upper immediate to pc) is used to build pc-relative addresses and uses the U-type format. AUIPC forms a 32-bit offset from the 20-bit U-immediate, filling in the lowest 12 bits with zeros, adds this offset to the pc, then places the result in register rd.

The AUIPC instruction supports two-instruction sequences to access arbitrary offsets from the PC for both control-flow transfers and data accesses. The combination of an AUIPC and the 12-bit immediate in a JALR can transfer control to any 32-bit PC-relative address, while an AUIPC plus the 12-bit immediate offset in regular load or store instructions can access any 32-bit PC-relative data address.

The current PC can be obtained by setting the U-immediate to 0. Although a JAL +4 instruction could also be used to obtain the PC, it might cause pipeline breaks in simpler microarchitectures or pollute the BTB structures in more complex microarchitectures.

### Integer Register-Register Operations

RV32I defines several arithmetic R-type operations. All operations read the rs1 and rs2 registers as source operands and write the result into register rd. The funct7 and funct3 fields select the

type of operation.

3	51 25	5 24 20	0 19 15	5 14 12	2 11 7	6 0
	funct7	rs2	rs1	funct3	rd	opcode
	7	5	5	3	5	7
	0000000	src2	$\operatorname{src}1$	ADD/SLT/SLT	U = dest	OP
	0000000	${ m src}2$	$\operatorname{src}1$	AND/OR/XOR	dest	OP
	0000000	$\mathrm{src}2$	$\operatorname{src}1$	SLL/SRL	$\operatorname{dest}$	OP
	0100000	${ m src}2$	$\operatorname{src}1$	SUB/SRA	$\operatorname{dest}$	OP

ADD and SUB perform addition and subtraction respectively. Overflows are ignored and the low XLEN bits of results are written to the destination. SLT and SLTU perform signed and unsigned compares respectively, writing 1 to rd if rs1 < rs2, 0 otherwise. Note, SLTU rd, x0, rs2 sets rd to 1 if rs2 is not equal to zero, otherwise sets rd to zero (assembler pseudo-op SNEZ rd, rs). AND, OR, and XOR perform bitwise logical operations.

SLL, SRL, and SRA perform logical left, logical right, and arithmetic right shifts on the value in register rs1 by the shift amount held in the lower 5 bits of register rs2.

## **NOP Instruction**

31	20 19 15	12	11 7	6 0
imm[11:0]	rs1	funct3	rd	opcode
12	5	3	5	7
0	0	ADDI	0	OP-IMM

The NOP instruction does not change any user-visible state, except for advancing the pc. NOP is encoded as ADDI  $x\theta$ ,  $x\theta$ ,  $\theta$ .

NOPs can be used to align code segments to microarchitecturally significant address boundaries, or to leave space for inline code modifications. Although there are many possible ways to encode a NOP, we define a canonical NOP encoding to allow microarchitectural optimizations as well as for more readable disassembly output.

# 2.5 Control Transfer Instructions

RV32I provides two types of control transfer instructions: unconditional jumps and conditional branches. Control transfer instructions in RV32I do *not* have architecturally visible delay slots.

### **Unconditional Jumps**

The jump and link (JAL) instruction uses the J-type format, where the J-immediate encodes a signed offset in multiples of 2 bytes. The offset is sign-extended and added to the pc to form the jump target address. Jumps can therefore target a  $\pm 1$  MiB range. JAL stores the address of the instruction following the jump (pc+4) into register rd. The standard software calling convention uses x1 as the return address register and x5 as an alternate link register.

The alternate link register supports calling millicode routines (e.g., those to save and restore registers in compressed code) while preserving the regular return address register. The register x5 was chosen as the alternate link register as it maps to a temporary in the standard calling convention, and has an encoding that is only one bit different than the regular link register.

Plain unconditional jumps (assembler pseudo-op J) are encoded as a JAL with rd=x0.

31	30		21	20	19 1	2 11 7	6	0
imm[20]		imm[10:1]		imm[11]	imm[19:12]	rd	opcode	
1		10	•	1	8	5	7	
		offset[2	$\operatorname{dest}$	$\operatorname{JAL}$				

The indirect jump instruction JALR (jump and link register) uses the I-type encoding. The target address is obtained by adding the 12-bit signed I-immediate to the register rs1, then setting the least-significant bit of the result to zero. The address of the instruction following the jump (pc+4) is written to register rd. Register x0 can be used as the destination if the result is not required.

31	20 19 15	14 12	11 7	6	0
imm[11:0]	rs1	funct3	$\operatorname{rd}$	opcode	
12	5	3	5	7	
offset[11:0]	base	0	$\operatorname{dest}$	JALR	

The unconditional jump instructions all use PC-relative addressing to help support position-independent code. The JALR instruction was defined to enable a two-instruction sequence to jump anywhere in a 32-bit absolute address range. A LUI instruction can first load rs1 with the upper 20 bits of a target address, then JALR can add in the lower bits. Similarly, AUIPC then JALR can jump anywhere in a 32-bit pc-relative address range.

Note that the JALR instruction does not treat the 12-bit immediate as multiples of 2 bytes, unlike the conditional branch instructions. This avoids one more immediate format in hardware. In practice, most uses of JALR will have either a zero immediate or be paired with a LUI or AUIPC, so the slight reduction in range is not significant.

The JALR instruction ignores the lowest bit of the calculated target address. This both simplifies the hardware slightly and allows the low bit of function pointers to be used to store auxiliary information. Although there is potentially a slight loss of error checking in this case, in practice jumps to an incorrect instruction address will usually quickly raise an exception.

When used with a base rs1=x0, JALR can be used to implement a single instruction subroutine call to the lowest 2KiB or highest 2KiB address region from anywhere in the address space, which could be used to implement fast calls to a small runtime library.

The JAL and JALR instructions will generate a misaligned instruction fetch exception if the target address is not aligned to a four-byte boundary.

Instruction fetch misaligned exceptions are not possible on machines that support extensions with 16-bit aligned instructions, such as the compressed instruction set extension, C.

Return-address prediction stacks are a common feature of high-performance instruction-fetch units, but require accurate detection of instructions used for procedure calls and returns to be effective. For RISC-V, hints as to the instructions' usage are encoded implicitly via the register numbers used. A JAL instruction should push the return address onto a return-address stack (RAS) only when rd=x1/x5. JALR instructions should push/pop a RAS as shown in the Table 2.1.

rd	rs1	rs1=rd	RAS action
!link	!link	-	none
!link	link	-	pop
link	!link	-	push
link	link	0	push and pop
link	link	1	push

Table 2.1: Return-address stack prediction hints encoded in register specifiers used in the instruction. In the above, link is true when the register is either x1 or x5.

Some other ISAs added explicit hint bits to their indirect-jump instructions to guide returnaddress stack manipulation. We use implicit hinting tied to register numbers and the calling convention to reduce the encoding space used for these hints.

When two different link registers (x1 and x5) are given as rs1 and rd, then the RAS is both pushed and popped to support coroutines. If rs1 and rd are the same link register (either x1 or x5), the RAS is only pushed to enable macro-op fusion of the sequences: lui ra, imm20; jalr ra, ra, imm12 and auipc ra, imm20; jalr ra, ra, imm12

#### **Conditional Branches**

All branch instructions use the B-type instruction format. The 12-bit B-immediate encodes signed offsets in multiples of 2, and is added to the current pc to give the target address. The conditional branch range is  $\pm 4\,\mathrm{KiB}$ .

31	30 25	24 20	19 15	14 12	11 8	8 7	6	0
imm[12]	imm[10:5]	rs2	rs1	funct3	imm[4:1]	imm[11]	opcode	
1	6	5	5	3	4	1	7	
offset	[12,10:5]	$\operatorname{src2}$	$\operatorname{src}1$	BEQ/BNE	offset[1	1,4:1]	BRANCH	
offset	[12,10:5]	$\mathrm{src}2$	$\operatorname{src}1$	BLT[U]	offset[1	1,4:1]	BRANCH	
offset	[12,10:5]	src2	$\operatorname{src}1$	BGE[U]	offset[1	1,4:1]	BRANCH	

Branch instructions compare two registers. BEQ and BNE take the branch if registers rs1 and rs2 are equal or unequal respectively. BLT and BLTU take the branch if rs1 is less than rs2, using signed and unsigned comparison respectively. BGE and BGEU take the branch if rs1 is greater than or equal to rs2, using signed and unsigned comparison respectively. Note, BGT, BGTU, BLE, and BLEU can be synthesized by reversing the operands to BLT, BLTU, BGE, and BGEU, respectively.

Signed array bounds may be checked with a single BLTU instruction, since any negative index will compare greater than any nonnegative bound.

Software should be optimized such that the sequential code path is the most common path, with less-frequently taken code paths placed out of line. Software should also assume that backward branches will be predicted taken and forward branches as not taken, at least the first time they are encountered. Dynamic predictors should quickly learn any predictable branch behavior.

Unlike some other architectures, the RISC-V jump (JAL with rd=x0) instruction should always be used for unconditional branches instead of a conditional branch instruction with an always-true condition. RISC-V jumps are also PC-relative and support a much wider offset range than branches, and will not pressure conditional branch prediction tables.

The conditional branches were designed to include arithmetic comparison operations between two registers (as also done in PA-RISC and Xtensa ISA), rather than use condition codes (x86, ARM, SPARC, PowerPC), or to only compare one register against zero (Alpha, MIPS), or two registers only for equality (MIPS). This design was motivated by the observation that a combined compare-and-branch instruction fits into a regular pipeline, avoids additional condition code state or use of a temporary register, and reduces static code size and dynamic instruction fetch traffic. Another point is that comparisons against zero require non-trivial circuit delay (especially after the move to static logic in advanced processes) and so are almost as expensive as arithmetic magnitude compares. Another advantage of a fused compare-and-branch instruction is that branches are observed earlier in the front-end instruction stream, and so can be predicted earlier. There is perhaps an advantage to a design with condition codes in the case where multiple branches can be taken based on the same condition codes, but we believe this case to be relatively rare.

We considered but did not include static branch hints in the instruction encoding. These can reduce the pressure on dynamic predictors, but require more instruction encoding space and software profiling for best results, and can result in poor performance if production runs do not match profiling runs.

We considered but did not include conditional moves or predicated instructions, which can effectively replace unpredictable short forward branches. Conditional moves are the simpler of the two, but are difficult to use with conditional code that might cause exceptions (memory accesses and floating-point operations). Predication adds additional flag state to a system, additional instructions to set and clear flags, and additional encoding overhead on every instruction. Both conditional move and predicated instructions add complexity to out-of-order microarchitectures, adding an implicit third source operand due to the need to copy the original value of the destination architectural register into the renamed destination physical register if the predicate is false. Also, static compile-time decisions to use predication instead of branches can result in lower performance on inputs not included in the compiler training set, especially given that unpredictable branches are rare, and becoming rarer as branch prediction techniques improve.

We note that various microarchitectural techniques exist to dynamically convert unpredictable short forward branches into internally predicated code to avoid the cost of flushing pipelines on a branch mispredict [13], [17], [16] and have been implemented in commercial processors [27]. The simplest techniques just reduce the penalty of recovering from a mispredicted short forward branch by only flushing instructions in the branch shadow instead of the entire fetch pipeline, or by fetching instructions from both sides using wide instruction fetch or idle instruction fetch slots. More complex techniques for out-of-order cores add internal predicates on instructions in the branch shadow, with the internal predicate value written by the branch instruction, allowing the branch and following instructions to be executed speculatively and out-of-order with respect to other code [27].

# 2.6 Load and Store Instructions

RV32I is a load-store architecture, where only load and store instructions access memory and arithmetic instructions only operate on CPU registers. RV32I provides a 32-bit user address space that is byte-addressed and little-endian. The execution environment will define what portions of the address space are legal to access. Loads with a destination of x0 must still raise any exceptions and action any other side effects even though the load value is discarded.

31	20 19	15 14 12	11 7	6 0
imm[11:0]	rs1	funct3	rd	opcode
12	5	3	5	7
offset[11:0]	base	width	$\operatorname{dest}$	LOAD

31	25	24 20	19 15	5 14 12	11	7 6	0
	imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	
	7	5	5	3	5	7	
	offset[11:5]	$\operatorname{src}$	base	width	offset[4:0]	STORE	

Load and store instructions transfer a value between the registers and memory. Loads are encoded in the I-type format and stores are S-type. The effective byte address is obtained by adding register rs1 to the sign-extended 12-bit offset. Loads copy a value from memory to register rd. Stores copy the value in register rs2 to memory.

The LW instruction loads a 32-bit value from memory into rd. LH loads a 16-bit value from memory, then sign-extends to 32-bits before storing in rd. LHU loads a 16-bit value from memory but then zero extends to 32-bits before storing in rd. LB and LBU are defined analogously for 8-bit values. The SW, SH, and SB instructions store 32-bit, 16-bit, and 8-bit values from the low bits of register rs2 to memory.

For best performance, the effective address for all loads and stores should be naturally aligned for each data type (i.e., on a four-byte boundary for 32-bit accesses, and a two-byte boundary for 16-bit accesses). The base ISA supports misaligned accesses, but these might run extremely slowly depending on the implementation. Furthermore, naturally aligned loads and stores are guaranteed to execute atomically, whereas misaligned loads and stores might not, and hence require additional synchronization to ensure atomicity.

Misaligned accesses are occasionally required when porting legacy code, and are essential for good performance on many applications when using any form of packed-SIMD extension. Our rationale for supporting misaligned accesses via the regular load and store instructions is to simplify the addition of misaligned hardware support. One option would have been to disallow misaligned accesses in the base ISA and then provide some separate ISA support for misaligned accesses, either special instructions to help software handle misaligned accesses or a new hardware addressing mode for misaligned accesses. Special instructions are difficult to use, complicate the ISA, and often add new processor state (e.g., SPARC VIS align address offset register) or complicate access to existing processor state (e.g., MIPS LWL/LWR partial register writes). In addition, for loop-oriented packed-SIMD code, the extra overhead when operands are misaligned motivates software to provide multiple forms of loop depending on operand alignment, which complicates code generation and adds to loop startup overhead. New misaligned hardware addressing modes take considerable space in the instruction encoding or require very simplified addressing modes (e.g., register indirect only).

We do not mandate atomicity for misaligned accesses so simple implementations can just use a machine trap and software handler to handle some or all misaligned accesses. If hardware misaligned support is provided, software can exploit this by simply using regular load and store instructions. Hardware can then automatically optimize accesses depending on whether runtime addresses are aligned.

### **CSR Instructions**

We define the full set of CSR instructions here, although in the standard user-level base ISA, only a handful of read-only counter CSRs are accessible.

31		20 19	)	15	14 1	12	11	7 6		0
	csr		rs1		funct3	3	$\operatorname{rd}$		opcode	
	12		5		3	·	5	·	7	
S	ource/dest		source	(	CSRRV	W	$\operatorname{dest}$		SYSTEM	
s	ource/dest		source		CSRRS	S	$\operatorname{dest}$		SYSTEM	
s	ource/dest		source		CSRRO	С	$\operatorname{dest}$		SYSTEM	
S	ource/dest	ι	uimm[4:0]	(	CSRRV	WI	$\operatorname{dest}$		SYSTEM	
s	ource/dest	ι	uimm[4:0]	(	CSRRS	SI	$\operatorname{dest}$		SYSTEM	
S	ource/dest	ι	.imm[4:0]	(	CSRRO	CI	$\operatorname{dest}$		SYSTEM	

The CSRRW (Atomic Read/Write CSR) instruction atomically swaps values in the CSRs and integer registers. CSRRW reads the old value of the CSR, zero-extends the value to XLEN bits, then writes it to integer register rd. The initial value in rs1 is written to the CSR. If rd=x0, then the instruction shall not read the CSR and shall not cause any of the side-effects that might occur on a CSR read.

The CSRRS (Atomic Read and Set Bits in CSR) instruction reads the value of the CSR, zero-extends the value to XLEN bits, and writes it to integer register rd. The initial value in integer register rs1 is treated as a bit mask that specifies bit positions to be set in the CSR. Any bit that is high in rs1 will cause the corresponding bit to be set in the CSR, if that CSR bit is writable. Other bits in the CSR are unaffected (though CSRs might have side effects when written).

The CSRRC (Atomic Read and Clear Bits in CSR) instruction reads the value of the CSR, zero-extends the value to XLEN bits, and writes it to integer register rd. The initial value in integer register rs1 is treated as a bit mask that specifies bit positions to be cleared in the CSR. Any bit that is high in rs1 will cause the corresponding bit to be cleared in the CSR, if that CSR bit is writable. Other bits in the CSR are unaffected.

For both CSRRS and CSRRC, if rs1=x0, then the instruction will not write to the CSR at all, and so shall not cause any of the side effects that might otherwise occur on a CSR write, such as raising illegal instruction exceptions on accesses to read-only CSRs. Note that if rs1 specifies a register holding a zero value other than x0, the instruction will still attempt to write the unmodified value back to the CSR and will cause any attendant side effects.

The CSRRWI, CSRRSI, and CSRRCI variants are similar to CSRRW, CSRRS, and CSRRC respectively, except they update the CSR using an XLEN-bit value obtained by zero-extending a 5-bit unsigned immediate (uimm[4:0]) field encoded in the rs1 field instead of a value from an integer

register. For CSRRSI and CSRRCI, if the uimm[4:0] field is zero, then these instructions will not write to the CSR, and shall not cause any of the side effects that might otherwise occur on a CSR write. For CSRRWI, if rd=x0, then the instruction shall not read the CSR and shall not cause any of the side-effects that might occur on a CSR read.

Some CSRs, such as the instructions retired counter, instret, may be modified as side effects of instruction execution. In these cases, if a CSR access instruction reads a CSR, it reads the value prior to the execution of the instruction. If a CSR access instruction writes a CSR, the update occurs after the execution of the instruction. In particular, a value written to instret by one instruction will be the value read by the following instruction (i.e., the increment of instret caused by the first instruction retiring happens before the write of the new value).

The assembler pseudo-instruction to read a CSR, CSRR rd, csr, is encoded as CSRRS rd, csr,  $x\theta$ . The assembler pseudo-instruction to write a CSR, CSRW csr, rs1, is encoded as CSRRW  $x\theta$ , csr, rs1, while CSRWI csr, uimm, is encoded as CSRRWI  $x\theta$ , csr, uimm.

Further assembler pseudo-instructions are defined to set and clear bits in the CSR when the old value is not required: CSRS/CSRC csr, rs1; CSRSI/CSRCI csr, uimm.

### Timers and Counters

31		20 19		15	14 12	11		7 6		0
	csr		rs1		funct3		$\operatorname{rd}$		opcode	
	12		5		3		5		7	
	RDCYCLE[H]		0	(	CSRRS		dest		SYSTEM	
	RDTIME[H]		0	(	CSRRS		dest		SYSTEM	
I	RDINSTRET[H]		0	(	CSRRS		dest		SYSTEM	

RV32I provides a number of 64-bit read-only user-level counters, which are mapped into the 12-bit CSR address space and accessed in 32-bit pieces using CSRRS instructions.

The RDCYCLE pseudo-instruction reads the low XLEN bits of the cycle CSR which holds a count of the number of clock cycles executed by the processor core on which the hart is running from an arbitrary start time in the past. RDCYCLEH is an RV32I-only instruction that reads bits 63–32 of the same cycle counter. The underlying 64-bit counter should never overflow in practice. The rate at which the cycle counter advances will depend on the implementation and operating environment. The execution environment should provide a means to determine the current rate (cycles/second) at which the cycle counter is incrementing.

The RDTIME pseudo-instruction reads the low XLEN bits of the time CSR, which counts wall-clock real time that has passed from an arbitrary start time in the past. RDTIMEH is an RV32I-only instruction that reads bits 63–32 of the same real-time counter. The underlying 64-bit counter should never overflow in practice. The execution environment should provide a means of determining the period of the real-time counter (seconds/tick). The period must be constant. The real-time clocks of all harts in a single user application should be synchronized to within one tick of the real-time clock. The environment should provide a means to determine the accuracy of the clock.

The RDINSTRET pseudo-instruction reads the low XLEN bits of the instret CSR, which counts

the number of instructions retired by this hart from some arbitrary start point in the past. RDINSTRETH is an RV32I-only instruction that reads bits 63–32 of the same instruction counter. The underlying 64-bit counter that should never overflow in practice.

The following code sequence will read a valid 64-bit cycle counter value into x3:x2, even if the counter overflows between reading its upper and lower halves.

### again:

```
rdcycleh x3
rdcycle x2
rdcycleh x4
bne x3, x4, again
```

Figure 2.5: Sample code for reading the 64-bit cycle counter in RV32.

We mandate these basic counters be provided in all implementations as they are essential for basic performance analysis, adaptive and dynamic optimization, and to allow an application to work with real-time streams. Additional counters should be provided to help diagnose performance problems and these should be made accessible from user-level application code with low overhead.

We required the counters be 64 bits wide, even on RV32, as otherwise it is very difficult for software to determine if values have overflowed. For a low-end implementation, the upper 32 bits of each counter can be implemented using software counters incremented by a trap handler triggered by overflow of the lower 32 bits. The sample code described above shows how the full 64-bit width value can be safely read using the individual 32-bit instructions.

In some applications, it is important to be able to read multiple counters at the same instant in time. When run under a multitasking environment, a user thread can suffer a context switch while attempting to read the counters. One solution is for the user thread to read the real-time counter before and after reading the other counters to determine if a context switch occurred in the middle of the sequence, in which case the reads can be retried. We considered adding output latches to allow a user thread to snapshot the counter values atomically, but this would increase the size of the user context, especially for implementations with a richer set of counters.

# 2.9 Environment Call and Breakpoints

31	20 19 15	14 12	11 7	6 0
funct12	rs1	funct3	$\operatorname{rd}$	opcode
12	5	3	5	7
$\operatorname{ECALL}$	0	PRIV	0	SYSTEM
EBREAK	0	PRIV	0	SYSTEM

The ECALL instruction is used to make a request to the supporting execution environment, which is usually an operating system. The ABI for the system will define how parameters for the environment request are passed, but usually these will be in defined locations in the integer register file.

The EBREAK instruction is used by debuggers to cause control to be transferred back to a debugging environment.

the same functionality and encoding, but were renamed to reflect that they can be used more generally than to call a supervisor-level operating system or debugger.

# Chapter 6

# "M" Standard Extension for Integer Multiplication and Division, Version 2.0

This chapter describes the standard integer multiplication and division instruction extension, which is named "M" and contains instructions that multiply or divide values held in two integer registers.

We separate integer multiply and divide out from the base to simplify low-end implementations, or for applications where integer multiply and divide operations are either infrequent or better handled in attached accelerators.

# 6.1 Multiplication Operations

31	$25\ 24$	20	19 15	14 12	2 11 7	6	0
funct	7	rs2	rs1	funct3	rd	opcode	
7		5	5	3	5	7	
MULI	)IV n	nultiplier	$\operatorname{multiplicand}$	MUL/MULH[[S	]U] dest	OP	
MULI	DIV n	nultiplier	multiplicand	MULW	dest	OP-32	

MUL performs an XLEN-bit×XLEN-bit multiplication and places the lower XLEN bits in the destination register. MULH, MULHU, and MULHSU perform the same multiplication but return the upper XLEN bits of the full 2×XLEN-bit product, for signed×signed, unsigned×unsigned, and signed×unsigned multiplication respectively. If both the high and low bits of the same product are required, then the recommended code sequence is: MULH[[S]U] rdh, rs1, rs2; MUL rdl, rs1, rs2 (source register specifiers must be in same order and rdh cannot be the same as rs1 or rs2). Microarchitectures can then fuse these into a single multiply operation instead of performing two separate multiplies.

MULW is only valid for RV64, and multiplies the lower 32 bits of the source registers, placing the sign-extension of the lower 32 bits of the result into the destination register. MUL can be used to

obtain the upper 32 bits of the 64-bit product, but signed arguments must be proper 32-bit signed values, whereas unsigned arguments must have their upper 32 bits clear.

# 6.2 Division Operations

31	25 24	20	19 1	5 14 1	2 11	7 6	0
funct7		rs2	rs1	funct3	rd	opcode	
7		5	5	3	5	7	
MULDIV	di	visor	dividend	DIV[U]/REM[U]	$\operatorname{dest}$	OP	
MULDIV	di	visor	dividend	DIV[U]W/REM[U	[W] dest	OP-32	

DIV and DIVU perform signed and unsigned integer division of XLEN bits by XLEN bits. REM and REMU provide the remainder of the corresponding division operation. If both the quotient and remainder are required from the same division, the recommended code sequence is: DIV[U] rdq, rs1, rs2; REM[U] rdr, rs1, rs2 (rdq cannot be the same as rs1 or rs2). Microarchitectures can then fuse these into a single divide operation instead of performing two separate divides.

The semantics for division by zero and division overflow are summarized in Table [6.1] The quotient of division by zero has all bits set, i.e.  $2^{XLEN} - 1$  for unsigned division or -1 for signed division. The remainder of division by zero equals the dividend. Signed division overflow occurs only when the most-negative integer,  $-2^{XLEN-1}$ , is divided by -1. The quotient of signed division overflow is equal to the dividend, and the remainder is zero. Unsigned division overflow cannot occur.

Condition	Dividend	Divisor	DIVU	REMU	DIV	REM
Division by zero	x	0	$2^{XLEN}-1$	x	-1	x
Overflow (signed only)	$-2^{XLEN-1}$	-1	_	_	$-2^{XLEN-1}$	0

Table 6.1: Semantics for division by zero and division overflow.

We considered raising exceptions on integer divide by zero, with these exceptions causing a trap in most execution environments. However, this would be the only arithmetic trap in the standard ISA (floating-point exceptions set flags and write default values, but do not cause traps) and would require language implementors to interact with the execution environment's trap handlers for this case. Further, where language standards mandate that a divide-by-zero exception must cause an immediate control flow change, only a single branch instruction needs to be added to each divide operation, and this branch instruction can be inserted after the divide and should normally be very predictably not taken, adding little runtime overhead.

The value of all bits set is returned for both unsigned and signed divide by zero to simplify the divider circuitry. The value of all 1s is both the natural value to return for unsigned divide, representing the largest unsigned number, and also the natural result for simple unsigned divider implementations. Signed division is often implemented using an unsigned division circuit and specifying the same overflow result simplifies the hardware.

DIVW and DIVUW instructions are only valid for RV64, and divide the lower 32 bits of rs1 by the lower 32 bits of rs2, treating them as signed and unsigned integers respectively, placing the 32-bit quotient in rd, sign-extended to 64 bits. REMW and REMUW instructions are only valid for RV64, and provide the corresponding signed and unsigned remainder operations respectively.

Both REMW and REMUW always sign-extend the 32-bit result to 64 bits, including on a divide by zero.

# Chapter 19

# RV32/64G Instruction Set Listings

One goal of the RISC-V project is that it be used as a stable software development target. For this purpose, we define a combination of a base ISA (RV32I or RV64I) plus selected standard extensions (IMAFD) as a "general-purpose" ISA, and we use the abbreviation G for the IMAFD combination of instruction-set extensions. This chapter presents opcode maps and instruction-set listings for RV32G and RV64G.

inst[4:2]	000	001	010	011	100	101	110	111
inst[6:5]								(> 32b)
00	LOAD	LOAD-FP	custom-0	MISC-MEM	OP-IMM	AUIPC	OP-IMM-32	48b
01	STORE	STORE-FP	custom-1	AMO	OP	LUI	OP-32	64b
10	MADD	MSUB	NMSUB	NMADD	OP-FP	reserved	custom-2/rv128	48b
11	BRANCH	JALR	reserved	JAL	SYSTEM	reserved	custom-3/rv128	$\geq 80b$

Table 19.1: RISC-V base opcode map, inst[1:0]=11

Table 19.1 shows a map of the major opcodes for RVG. Major opcodes with 3 or more lower bits set are reserved for instruction lengths greater than 32 bits. Opcodes marked as reserved should be avoided for custom instruction set extensions as they might be used by future standard extensions. Major opcodes marked as custom-0 and custom-1 will be avoided by future standard extensions and are recommended for use by custom instruction-set extensions within the base 32-bit instruction format. The opcodes marked custom-2/rv128 and custom-3/rv128 are reserved for future use by RV128, but will otherwise be avoided for standard extensions and so can also be used for custom instruction-set extensions in RV32 and RV64.

We believe RV32G and RV64G provide simple but complete instruction sets for a broad range of general-purpose computing. The optional compressed instruction set described in Chapter 12 can be added (forming RV32GC and RV64GC) to improve performance, code size, and energy efficiency, though with some additional hardware complexity.

As we move beyond IMAFDC into further instruction set extensions, the added instructions tend to be more domain-specific and only provide benefits to a restricted class of applications, e.g., for multimedia or security. Unlike most commercial ISAs, the RISC-V ISA design clearly separates the base ISA and broadly applicable standard extensions from these more specialized additions. Chapter 21 has a more extensive discussion of ways to add extensions to the RISC-V ISA.

31	27	26	25	24	20	19	15	14	12	11	7	6	0	
	funct7				rs2	r	s1	fun	ct3		rd	ope	code	R-type
	ir	nm[	11:0	)]		r	s1	fun	ct3		rd	ope	code	I-type
	imm[11:5] rs2		r	rs1		ct3	imm[4:0]		opcode		S-type			
i	imm[12 10:5] rs2				r	rs1 funct3			imm	4:1 11]	ope	code	B-type	
				$_{ m im}$	m[31:12]	•					rd	ope	code	U-type
imm[20 10:1 11 19:12]											rd	ope	code	J-type

# RV32I Base Instruction Set

$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	R }
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	
imm[12 10:5] rs2 rs1 001 $imm[4:1 11]$ 1100011 BNF	
imm[12 10:5] rs2 rs1 100 $imm[4:1 11]$ 1100011 BLT	ì
imm[12 10:5] rs2 rs1 101 $imm[4:1 11]$ 1100011 BGH	U
imm[12 10:5] rs2 rs1 110 $imm[4:1 11]$ 1100011 BLT	~
imm[12 10:5] rs2 rs1 111 $imm[4:1 11]$ 1100011 BGH	U
imm[11:0] rs1 000 rd 0000011 LB	
imm[11:0] rs1 001 rd 0000011 LH	
imm[11:0] rs1 010 rd 0000011 LW	
imm[11:0] rs1 100 rd 0000011 LBU	
imm[11:0] rs1 101 rd 0000011 LHU	
imm[11:5] rs2 rs1 000 $imm[4:0]$ 0100011 SB	
imm[11:5] rs2 rs1 001 $imm[4:0]$ 0100011 SH	
imm[11:5] rs2 rs1 010 $imm[4:0]$ 0100011 SW	
imm[11:0] rs1 000 rd 0010011 ADI	Ι
imm[11:0] rs1 010 rd 0010011 SLT	
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	U
imm[11:0] rs1 100 rd 0010011 XOI	$^{\mathrm{cI}}$
imm[11:0] rs1 110 rd 0010011 ORI	
imm[11:0] rs1 111 rd 0010011 ANI	Ι
0000000 shamt rs1 001 rd 0010011 SLL	- -
0000000 shamt rs1 101 rd 0010011 SRL	[
0100000 shamt rs1 101 rd 0010011 SRA	I
00000000 rs2 rs1 000 rd 0110011 ADI	)
01000000 rs2 rs1 000 rd 0110011 SUE	
00000000 rs2 rs1 001 rd 0110011 SLL	
00000000 rs2 rs1 010 rd 0110011 SLT	
00000000 rs2 rs1 011 rd 0110011 SLT	J
00000000 rs2 rs1 100 rd 0110011 XOI	į.
00000000 rs2 rs1 101 rd 0110011 SRL	
01000000 rs2 rs1 101 rd 0110011 SRA	
00000000 rs2 rs1 110 rd 0110011 OR	
00000000 rs2 rs1 111 rd 0110011 ANI	)
0000         pred         succ         00000         000         00000         0001111         FEN	CE
0000 0000 0000 00000 001 00000 0001111 FEN	CE.I
000000000000 0000 000 0000 1110011 ECA	LL
000000000001 00000 000 00000 1110011 EBF	EAK
csr rs1 001 rd 1110011 CSR	RW
csr rs1 010 rd 1110011 CSR	RS
csr rs1 011 rd 1110011 CSR	RC
csr zimm 101 rd 1110011 CSR	RWI
csr zimm 110 rd 1110011 CSR	RSI
csr         zimm         111         rd         1110011         CSR	RCI

31	27	26	25	24	20	19	15	14	12	11	7	6	0	
	funct	7			rs2	rs	s1	fun	ct3	rd		op	code	R-type
imm[11:0		[11:0]			rs	rs1		ınct3 rd			opcode		I-type	
j	mm[11]	L:5]			rs2	rs	s1	func	ct3	imm[4	1:0]	op	code	S-type

# RV64I Base Instruction Set (in addition to RV32I)

imm[	11:0]	rs1	110	rd	0000011	LWU	
imm[	11:0]	rs1	011	rd	0000011	LD	
imm[11:5]	rs2	rs1	011	imm[4:0]	0100011	SD	
000000	shamt	rs1	001	rd	0010011	SLLI	
000000	shamt	rs1	101	rd	0010011	SRLI	
010000	shamt	rs1	101	rd	0010011	SRAI	
imm[	11:0]	rs1	000	rd	0011011	ADDIW	
0000000	shamt	rs1	001	rd	0011011	SLLIW	
0000000	shamt	rs1	101	rd	0011011	SRLIW	
0100000	shamt	rs1	101	rd	0011011	SRAIW	
0000000	rs2	rs1	000	rd	0111011	ADDW	
0100000	rs2	rs1	000	rd	0111011	SUBW	
0000000	rs2	rs1	001	rd	0111011	SLLW	
0000000	rs2	rs1	101	rd	0111011	SRLW	
0100000	rs2	rs1	101	rd	0111011	SRAW	

# RV32M Standard Extension

0000001	rs2	rs1	000	rd	0110011	MUL
0000001	rs2	rs1	001	$^{\mathrm{rd}}$	0110011	MULH
0000001	rs2	rs1	010	rd	0110011	MULHSU
0000001	rs2	rs1	011	rd	0110011	MULHU
0000001	rs2	rs1	100	rd	0110011	DIV
0000001	rs2	rs1	101	rd	0110011	DIVU
0000001	rs2	rs1	110	rd	0110011	REM
0000001	rs2	rs1	111	$^{\mathrm{rd}}$	0110011	REMU

# RV64M Standard Extension (in addition to RV32M)

			,			,	
	0000001	rs2	rs1	000	rd	0111011	MULW
	0000001	rs2	rs1	100	rd	0111011	DIVW
	0000001	rs2	rs1	101	rd	0111011	DIVUW
	0000001	rs2	rs1	110	rd	0111011	REMW
ĺ	0000001	rs2	rs1	111	rd	0111011	REMUW

# RV32A Standard Extension

00010		1	00000	1	010	1	0101111	TDW
00010	aq	rl	00000	rs1	010	$^{\mathrm{rd}}$	0101111	LR.W
00011	aq	rl	rs2	rs1	010	$^{\mathrm{rd}}$	0101111	SC.W
00001	aq	rl	rs2	rs1	010	rd	0101111	AMOSWAP.W
00000	aq	rl	rs2	rs1	010	rd	0101111	AMOADD.W
00100	aq	rl	rs2	rs1	010	rd	0101111	AMOXOR.W
01100	aq	rl	rs2	rs1	010	rd	0101111	AMOAND.W
01000	aq	rl	rs2	rs1	010	rd	0101111	AMOOR.W
10000	aq	rl	rs2	rs1	010	rd	0101111	AMOMIN.W
10100	aq	rl	rs2	rs1	010	rd	0101111	AMOMAX.W
11000	aq	rl	rs2	rs1	010	rd	0101111	AMOMINU.W
11100	aq	rl	rs2	rs1	010	$\operatorname{rd}$	0101111	AMOMAXU.W

31	27	26	25	24		20	19	15	14	12	11	7	6	0	
	funct	7			rs2		rs1		fune	ct3	re	1	opco	ode	R-type
	rs3	fun	ct2		rs2		rs1		fune	ct3	re	1	opco	ode	R4-type
		imm[	[11:0]				rs1		func	ct3	re	l	opco	ode	I-type
	imm[11	::5]			rs2		rs1		func	ct3	imm	[4:0]	opco	ode	S-type

# RV64A Standard Extension (in addition to RV32A)

	00010	0.0	<sub>20</sub> 1	00000	no1	011	$^{\mathrm{rd}}$	0101111	LR.D
L	00010	aq	rl	00000	rs1	011	10	0101111	· ·
	00011	aq	rl	rs2	rs1	011	$^{\mathrm{rd}}$	0101111	SC.D
	00001	aq	rl	rs2	rs1	011	$^{\mathrm{rd}}$	0101111	AMOSWAP.D
	00000	aq	rl	rs2	rs1	011	$^{\mathrm{rd}}$	0101111	AMOADD.D
	00100	aq	rl	rs2	rs1	011	rd	0101111	AMOXOR.D
	01100	aq	rl	rs2	rs1	011	rd	0101111	AMOAND.D
	01000	aq	rl	rs2	rs1	011	rd	0101111	AMOOR.D
	10000	aq	rl	rs2	rs1	011	rd	0101111	AMOMIN.D
	10100	aq	rl	rs2	rs1	011	rd	0101111	AMOMAX.D
	11000	aq	rl	rs2	rs1	011	rd	0101111	AMOMINU.D
	11100	aq	rl	rs2	rs1	011	$\operatorname{rd}$	0101111	AMOMAXU.D

# RV32F Standard Extension

	$\operatorname{imm}[11:0]$ rs1 010 rd 0000111 FLW									
		rs2	17			0100111	FSW			
imm[11			rs1	010	imm[4:0]					
rs3	00	rs2	rs1	rm	rd	1000011	FMADD.S			
rs3	00	rs2	rs1	rm	rd	1000111	FMSUB.S			
rs3	00	rs2	rs1	rm	rd	1001011	FNMSUB.S			
rs3	00	rs2	rs1	rm	rd	1001111	FNMADD.S			
000000	00	rs2	rs1	rm	rd	1010011	FADD.S			
000010	00	rs2	rs1	rm	rd	1010011	FSUB.S			
000100	00	rs2	rs1	rm	rd	1010011	FMUL.S			
000110	00	rs2	rs1	rm	rd	1010011	FDIV.S			
010110	00	00000	rs1	rm	rd	1010011	FSQRT.S			
001000	00	rs2	rs1	000	rd	1010011	FSGNJ.S			
001000	00	rs2	rs1	001	rd	1010011	FSGNJN.S			
001000	00	rs2	rs1	010	rd	1010011	FSGNJX.S			
001010	00	rs2	rs1	000	rd	1010011	FMIN.S			
001010	00	rs2	rs1	001	rd	1010011	FMAX.S			
110000	00	00000	rs1	rm	rd	1010011	FCVT.W.S			
110000	00	00001	rs1	rm	rd	1010011	FCVT.WU.S			
111000	00	00000	rs1	000	rd	1010011	FMV.X.W			
101000	00	rs2	rs1	010	rd	1010011	FEQ.S			
101000	00	rs2	rs1	001	rd	1010011	FLT.S			
101000	00	rs2	rs1	000	rd	1010011	FLE.S			
111000	00	00000	rs1	001	rd	1010011	FCLASS.S			
110100	00	00000	rs1	rm	rd	1010011	FCVT.S.W			
110100	00	00001	rs1	rm	rd	1010011	FCVT.S.WU			
111100	00	00000	rs1	000	rd	1010011	FMV.W.X			

31	27 26 25	24 20	19 15	14 12	11 7	6 0			
	funct7	rs2	rs1	funct3	rd	opcode	R-type		
rs	s3 funct2	rs2	rs1	funct3	$^{\mathrm{rd}}$	opcode	R4-type		
	imm[11:0		rs1	funct3	$^{\mathrm{rd}}$	opcode	I-type		
	imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	S-type		
	BV64F	Standard Ex	tension (ir	addition	to RV32F	)			
	1100000	00010	rs1	rm	rd	1010011	FCVT.L.S		
	1100000	00011	rs1	rm	rd	1010011	FCVT.LU.S		
	1101000	00010	rs1	rm	rd	1010011	FCVT.S.L		
	1101000	00011	rs1	rm	rd	1010011	FCVT.S.LU		
	RV32D Standard Extension								
	imm[11:0		rs1	011	rd	0000111	FLD		
	imm[11:5]	rs2	rs1	011	imm[4:0]	0100111	FSD		
	$\frac{1}{s3}$ 01	rs2	rs1	rm	rd	1000011	FMADD.D		
1	s3 01	rs2	rs1	rm	rd	1000111	FMSUB.D		
	s3 01	rs2	rs1	rm	rd	1001011	FNMSUB.D		
	$\frac{3}{83}$ 01	rs2	rs1	rm	rd	1001111	FNMADD.D		
	0000001	rs2	rs1	rm	rd	1010011	FADD.D		
	0000101	rs2	rs1	rm	rd	1010011	FSUB.D		
	0001001	rs2	rs1	rm	rd	1010011	FMUL.D		
	0001101	rs2	rs1	rm	rd	1010011	FDIV.D		
	0101101	00000	rs1	rm	rd	1010011	FSQRT.D		
	0010001	rs2	rs1	000	rd	1010011	FSGNJ.D		
	0010001	rs2	rs1	001	rd	1010011	FSGNJN.D		
	0010001	rs2	rs1	010	rd	1010011	FSGNJX.D		
	0010101	rs2	rs1	000	rd	1010011	FMIN.D		
	0010101	rs2	rs1	001	rd	1010011	FMAX.D		
	0100000	00001	rs1	rm	rd	1010011	FCVT.S.D		
	0100001	00000	rs1	rm	rd	1010011	FCVT.D.S		
	1010001	rs2	rs1	010	rd	1010011	FEQ.D		
	1010001	rs2	rs1	001	rd	1010011	FLT.D		
	1010001	rs2	rs1	000	rd	1010011	FLE.D		
	1110001	00000	rs1	001	rd	1010011	FCLASS.D		
	1100001	00000	rs1	rm	rd	1010011	FCVT.W.D		
	1100001	00001	rs1	rm	rd	1010011	FCVT.WU.D		
	1101001	00000	rs1	rm	rd	1010011	FCVT.D.W		
	1101001	00001	rs1	rm	rd	1010011	FCVT.D.WU		
	DV64D	Standard Fr	tongion (ir	addition	to DV22D	)	_		
	1100001	Standard Ex	rs1	rm	rd	1010011	FCVT.L.D		
	1100001	00010	rs1	rm	rd	1010011	FCVT.LU.D		
	1110001	00000	rs1	000	rd	1010011	FMV.X.D		
	1101001	00010	rs1	rm	rd	1010011	FCVT.D.L		
	1101001	00010	rs1	rm	rd	1010011	FCVT.D.LU		
	1111001	00000	rs1	000	rd	1010011	FMV.D.X		
	1111001	00000	101	000	14	1010011	1 1/1 / .12 .21		

Table 19.2: Instruction listing for RISC-V

Table 19.3 lists the CSRs that have currently been allocated CSR addresses. The timers, counters, and floating-point CSRs are the only CSRs defined in this specification.

Number	Privilege	Name	Description			
		Floating-	Point Control and Status Registers			
0x001	Read/write	fflags	gs Floating-Point Accrued Exceptions.			
0x002	Read/write	frm	Floating-Point Dynamic Rounding Mode.			
0x003	Read/write	fcsr	Floating-Point Control and Status Register (frm + fflags).			
	Counters and Timers					
0xC00	Read-only	cycle	Cycle counter for RDCYCLE instruction.			
0xC01	Read-only	time	Timer for RDTIME instruction.			
0xC02	Read-only	instret	Instructions-retired counter for RDINSTRET instruction.			
0xC80	Read-only	cycleh	Upper 32 bits of cycle, RV32I only.			
0xC81	Read-only	timeh	Upper 32 bits of time, RV32I only.			
0xC82	Read-only	instreth	Upper 32 bits of instret, RV32I only.			

Table 19.3: RISC-V control and status register (CSR) address map.

# Chapter 20

# RISC-V Assembly Programmer's Handbook

This chapter is a placeholder for an assembly programmer's manual.

Table 20.1 lists the assembler mnemonics for the x and f registers and their role in the standard calling convention.

Register	ABI Name	Description	Saver
х0	zero	Hard-wired zero	_
x1	ra	Return address	Caller
x2	sp	Stack pointer	Callee
x3	gp	Global pointer	
x4	tp	Thread pointer	
x5	t0	Temporary/alternate link register	Caller
x6-7	t1-2	Temporaries	Caller
x8	s0/fp	Saved register/frame pointer	Callee
x9	s1	Saved register	Callee
x10-11	a0-1	Function arguments/return values	Caller
x12-17	a2-7	Function arguments	Caller
x18-27	s2-11	Saved registers	Callee
x28-31	t3-6	Temporaries	Caller
f0-7	ft0-7	FP temporaries	Caller
f8-9	fs0-1	FP saved registers	Callee
f10-11	fa0-1	FP arguments/return values	Caller
f12-17	fa2-7	FP arguments	Caller
f18-27	fs2-11	FP saved registers	Callee
f28-31	ft8-11	FP temporaries	Caller

Table 20.1: Assembler mnemonics for RISC-V integer and floating-point registers.

Tables 20.2 and 20.3 contain a listing of standard RISC-V pseudoinstructions.

Pseudoinstruction	Base Instruction(s)	Meaning
la rd, symbol	auipc rd, symbol[31:12] addi rd, rd, symbol[11:0]	Load address
$l\{b h w d\}$ rd, symbol	auipc rd, symbol[31:12] $1{b h w d}$ rd, symbol[11:0](rd)	Load global
$s\{b h w d\}$ rd, symbol, rt	auipc rt, symbol[31:12] $s\{b h w d\}$ rd, symbol[11:0](rt)	Store global
$fl\{w d\}$ rd, symbol, rt	auipc rt, symbol[31:12] $fl\{w d\}$ rd, symbol[11:0](rt)	Floating-point load global
$fs\{w d\}$ rd, symbol, rt	auipc rt, symbol[31:12] $fs\{w d\}$ rd, symbol[11:0](rt)	Floating-point store global
nop	addi x0, x0, 0	No operation
li rd, immediate	Myriad sequences	Load immediate
mv rd, rs	addi rd, rs, 0	Copy register
not rd, rs	xori rd, rs, -1	One's complement
neg rd, rs	sub rd, x0, rs	Two's complement
negw rd, rs	subw rd, x0, rs	Two's complement word
sext.w rd, rs	addiw rd, rs, 0	Sign extend word
seqz rd, rs	sltiu rd, rs, 1	Set if $=$ zero
snez rd, rs	sltu rd, x0, rs	Set if $\neq$ zero
sltz rd, rs	slt rd, rs, x0	Set if < zero
sgtz rd, rs	slt rd, x0, rs	Set if > zero
fmv.s rd, rs	fsgnj.s rd, rs, rs	Copy single-precision register
fabs.s rd, rs	fsgnjx.s rd, rs, rs	Single-precision absolute value
fneg.s rd, rs	fsgnjn.s rd, rs, rs	Single-precision negate
fmv.d rd, rs	fsgnj.d rd, rs, rs	Copy double-precision register
fabs.d rd, rs	fsgnjx.d rd, rs, rs	Double-precision absolute value
fneg.d rd, rs	fsgnjn.d rd, rs, rs	Double-precision negate
beqz rs, offset	beq rs, x0, offset	$\frac{1}{\text{Branch if}} = \text{zero}$
bnez rs, offset	bne rs, x0, offset	Branch if $\neq$ zero
blez rs, offset	bge x0, rs, offset	Branch if $\leq$ zero
bgez rs, offset	bge rs, x0, offset	Branch if $\geq$ zero
bltz rs, offset	blt rs, x0, offset	Branch if < zero
bgtz rs, offset	blt x0, rs, offset	Branch if > zero
bgt rs, rt, offset	blt rt, rs, offset	Branch if >
ble rs, rt, offset	bge rt, rs, offset	Branch if $\leq$
bgtu rs, rt, offset	bltu rt, rs, offset	Branch if >, unsigned
bleu rs, rt, offset	bgeu rt, rs, offset	Branch if $\leq$ , unsigned
j offset	jal x0, offset	Jump
jal offset	jal x1, offset	Jump and link
jr rs	jalr x0, rs, 0	Jump register
jalr rs	jalr x1, rs, 0	Jump and link register
ret	jalr x1, 13, 0 jalr x0, x1, 0	Return from subroutine
	auipc x6, offset[31:12]	
call offset	jalr x1, x6, offset[11:0]	Call far-away subroutine
tail offset	<pre>auipc x6, offset[31:12] jalr x0, x6, offset[11:0]</pre>	Tail call far-away subroutine
fence	fence iorw, iorw	Fence on all memory and I/O

Table 20.2: RISC-V pseudoinstructions.

Pseudoinstruction	Base Instruction	Meaning
rdinstret[h] rd	csrrs rd, instret[h], x0	Read instructions-retired counter
rdcycle[h] rd	csrrs rd, cycle[h], x0	Read cycle counter
rdtime[h] rd	csrrs rd, time[h], x0	Read real-time clock
csrr rd, csr	csrrs rd, csr, x0	Read CSR
csrw csr, rs	csrrw x0, csr, rs	Write CSR
csrs csr, rs	csrrs x0, csr, rs	Set bits in CSR
csrc csr, rs	csrrc x0, csr, rs	Clear bits in CSR
csrwi csr, imm	csrrwi x0, csr, imm	Write CSR, immediate
csrsi csr, imm	csrrsi x0, csr, imm	Set bits in CSR, immediate
csrci csr, imm	csrrci x0, csr, imm	Clear bits in CSR, immediate
frcsr rd	csrrs rd, fcsr, x0	Read FP control/status register
fscsr rd, rs	csrrw rd, fcsr, rs	Swap FP control/status register
fscsr rs	csrrw x0, fcsr, rs	Write FP control/status register
frrm rd	csrrs rd, frm, x0	Read FP rounding mode
fsrm rd, rs	csrrw rd, frm, rs	Swap FP rounding mode
fsrm rs	csrrw x0, frm, rs	Write FP rounding mode
fsrmi rd, imm	csrrwi rd, frm, imm	Swap FP rounding mode, immediate
fsrmi imm	csrrwi x0, frm, imm	Write FP rounding mode, immediate
frflags rd	csrrs rd, fflags, x0	Read FP exception flags
fsflags rd, rs	csrrw rd, fflags, rs	Swap FP exception flags
fsflags rs	csrrw x0, fflags, rs	Write FP exception flags
fsflagsi rd, imm	csrrwi rd, fflags, imm	Swap FP exception flags, immediate
fsflagsi imm	csrrwi x0, fflags, imm	Write FP exception flags, immediate

Table 20.3: Pseudoinstructions for accessing control and status registers.