```
library ieee;
use ieee.std_logic_1164.all;
 4
        package archivo_componentes is
 5
            Component CLOCK_DIV_10_MHz is
 6
              Port
 7
                   CLOCK_10MHz
                                            : TN
                                                      STD_LOGIC:
                  CLOCK_1MHZ
CLOCK_100KHZ
CLOCK_10KHZ
 8
                                           : OUT
                                                    STD_LOGIC;
 9
                                           : OUT
                                                    STD_LOGIC
10
                                           :OUT
                                                    STD_LOGIC:
11
                   CLOCK_1KHZ
                                           :OUT
                                                    STD_LOGIC;
12
                   CLOCK_100Hz
CLOCK_10Hz
                                                    STD_LOGIC;
                                           :OUT
13
                                           :OUT
                                                    STD_LOGIC
14
                   CLOCK_1Hz
                                                    STD_LOGIC);
                                           :OUT
15
            end Component;
16
17
            Component encoder_Dec_BCD is
18
                 Port ( Ent: in STD_LOGIC_VECTOR (9 downto 0);
19
                             Salida : OUT STD_LOGIC_VECTOR (3 downto 0));
20
21
             end Component;
22
            Component comparador_4bits is
23
24
25
26
27
28
29
31
33
34
35
36
37
38
39
                 port(A,B:_in std_logic_vector(3 downto 0);
                         igual: out std_logic);
            end Component;
            Component comparador_24bits is
  port(A,B: in std_logic_vector(23 downto 0);
  igual: out std_logic);
             end Component;
             component mux_3s
                 Port (num1: IN std_logic_vector (3 downto 0);
                           num2: IN std_logic_vector (3 downto 0);
num3: IN std_logic_vector (3 downto 0);
num4: IN std_logic_vector (3 downto 0);
num5: IN std_logic_vector (3 downto 0);
                           num6: IN std_logic_vector (3 downto 0);
                           selector: IN std_logic_vector (2 downto 0);
s: OUT std_logic_vector (3 downto 0));
40
41
42
43
            end component;
            Component mux_8s is
44
45
                 Port (num1: IN std_logic_vector (23 downto 0);
                           num2: IN std_logic_vector
                                                                    (23 downto 0);
46
47
48
49
50
51
52
53
54
55
56
57
58
60
61
                           num3: IN std_logic_vector
num4: IN std_logic_vector
num5: IN std_logic_vector
                                                                    (23 downto 0);
                                                                    (23 downto 0);
(23 downto 0);
                           num6: IN std_logic_vector
                                                                    (23 downto 0);
                           num7: IN std_logic_vector (23 downto 0);
num8: IN std_logic_vector (23 downto 0);
selector: IN std_logic_vector (7 downto 0);
                           s: OUT std_logic_vector (23 downto 0));
            end Component;
            Component mux_2selector_restador is
                 Port (num1: IN std_logic_vector (3 downto 0);
    num2: IN std_logic_vector (3 downto 0);
    num3: IN std_logic_vector (3 downto 0);
    selector: IN std_logic_vector (1 downto 0);
    s: OUT std_logic_vector (3 downto 0));
62
63
             end Component;
64
             Component mux_1selector is
                 Port (num1: IN std_logic_vector (3 downto 0);
    num2: IN std_logic_vector (3 downto 0);
    selector: IN std_logic;
65
66
67
68
69
71
72
73
74
75
76
77
78
                           s: OUT std_logic_vector (3 downto 0));
            end Component;
            Component contador_1_4bits is
                         clk_cont,reset_cont : IN STD_LOGIC;
suma: OUT STD_LOGIC_VECTOR (3 DOWNTO 0)
                   );
            end Component;
            80
                             q: out std_logic);
```

```
82
         end Component;
 83
 84
         component RAM is
 85
           port (clock
                          : in
                               std_logic;
                               std_logic;
std_logic_vector (3 downto 0);
std_logic_vector (23 downto 0)
 86
                            in
                 we
 87
                 address
                           in
                          : in
 88
                                                  (23 downto 0);
                 datain
 89
                 dataout : out std_logic_vector (23 downto 0));
 90
         end component;
 91
 92
93
94
95
         Component registro_sostenimiento is
            PORT(clock,reset,enable: IN STD_LOGIC;
                Ent : IN STD_LOGIC_VECTOR (3 downto 0);
Q : OUT STD_LOGIC_VECTOR (3 downto 0));
 96
         end Component;
 97
 98
         Component MSS_Call_Center is
 99
         Port (clock, resetn, start, boton, BORRAR, Fu, HISTORIAL_LLAMADAS, cont6, Re_oc, Re_des,
      igual_oc,dir_hist_igual,igual_hist1,
               REALIZAR_LLAMADA, FINALIZAR_LLAMADA, icuenta0, icuenta1, icuenta2, icuenta3, icuenta4,
100
      icuenta5,u1,u2,u3,u4,u5,u6,u7,u8,
Fu_ad1,Fu_ad2,Fu_ad3,Fu_ad4,Fu_ad5,Fu_ad6,Fu_ad7,Fu_ad8,iusuario1,iusuario2,
101
      102
103
               iusuario_ant8: IN std_logic;
104
               incrementa, reset_reg, cuenta_a_0, incremento_u1, incremento_u2, incremento_u3,
105
      incremento_u4,incremento_u5,incremento_u6
      incremento_u7,incremento_u8,we_u1,we_u2,we_u3,we_u4,we_u5,we_u6,we_u7,we_u8,
reset_oc,OCUPADO,reset_hist,disp_select,rhist_u1,
106
      107
108
109
               selec_u1,selec_u2,selec_u3,selec_u4,selec_u5,selec_u6,selec_u7,selec_u8: OUT
110
      std_logic_vector (1 downto 0);
111
               enable_reg: OUT std_logic_vector (5 downto 0));
112
113
114
         end Component;
115
116
117
      end archivo_componentes;
```