ECSE 325

LAB 3 REPORT

Martin Kruchinski(260915767) Menad Kessaci(260807381)

GROUP 35

G35_mod_exp:

Introduction:

The circuit below implements a basic modular exponentiation that is going to be used in our public-key based message time stamping system. Given the flowing as inputs:

- A 14-bit signal for the exponent d
- A 10-bit signal representing a message c

The circuit calculates the following:

$$s = c^d \mod n$$

(where *n* is 33401)

This means that the following circuit uses the circuit from Lab 2 as a component to calculate the modulus operation.

S is the 16-bit output of the circuit, which represents the result of the whole exponentiation and modulus operation.

VHDL description of the circuit:

```
-- Authors: (Martin Kruchinski and Menad Kessaci)
library ieee; -- allows use of the std_logic_vector type
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
port ( d : in std_logic_vector(13 downto 0);
   c : in std_logic_vector(9 downto 0);
   start : in std_logic;
    clk : in std_logic;
    reset : in std_logic;
    ready : out std_logic);
end g35_mod_exp;
architecture design of g35_mod_exp is
component g35_modulo33401
   A : in std_logic_vector(31 downto 0);
    Amod33401 : out std_logic_vector(15 downto 0);
    Afloor33401 : out std_logic_vector(16 downto 0)
signal k : integer := 0;
signal interS: std_logic_vector(15 downto 0);
signal multiplication: std_logic_vector(31 downto 0);
signal floor: std_logic_vector(16 downto 0);
```

```
modulo : g35_modulo33401 port map(A => multiplication, Amod33401 => interS, Afloor33401 => floor);
counter: process(clk)
    if reset = '1' then
        k <= 0;
    elsif rising_edge(clk) then
       if start = '1' then
        k <= k +1;
algorithm: process(d, c, reset, start, clk,k)
variable interS2 : std_logic_vector(15 downto 0);
    if reset = '1' then
       ready <= '0';
       interS2 := std_logic_vector(to_unsigned(1, 16));
    elsif rising_edge(clk) then
       if start = '1' then
            if k < to_integer(unsigned(d)) then</pre>
                if k = 0 then
                    interS2 := std_logic_vector(to_unsigned(1, 16));
                    interS2 := interS;
                multiplication <= std_logic_vector(resize(unsigned(interS2) * unsigned(c),32));</pre>
                ready <= '1';
s <= interS;</pre>
end design;
```

Testbench:

```
ENTITY g35_mod_exp_tst IS
     END g35_mod_exp_tst;
     ARCHITECTURE g35_mod_exp_arch OF g35_mod_exp_tst IS
     COMPONENT g35_mod_exp
     port ( d : in std_logic_vector(13 downto 0);
            c : in std_logic_vector(9 downto 0);
     start : in std_logic;
42 clk : in std_logic;
43 reset : in std_logic;
    s : out std_logic_vector(15 downto 0);
     ready : out std_logic);
     END COMPONENT;
     signal d : std_logic_vector(13 downto 0);
    signal c : std_logic_vector(9 downto 0);
    signal start : std_logic;
50 signal clk : std_logic;
51 signal reset : std_logic;
     signal s : std_logic_vector(15 downto 0);
     signal ready : std_logic;
       clk_process: process
          clk <= '0';
          wait for 5 ns;
          clk <= '1';
          wait for 5 ns;
       end process;
    i1 : g35_mod_exp
    PORT MAP (
     d=> d,
    c => c,
    start=> start,
    clk ⇒ clk,
    reset => reset,
    s => s,
     ready => ready
```

```
125
                                             --Case 6:
 78
      always: PROCESS
 79
      BEGIN
                                126
                                             wait for 200 ns;
 80
          --Case 1:
                                             reset <= '1';
                                127
 81
          reset <= '1':
                                             start <= '0':
                                128
          start <= '0';
 82
                                             c <= "11110111111";
                                129
          d <= "00000000000101";
 83
                                             wait for 10 ns;
                                130
          c <= "0000000011":
 84
          wait for 10 ns;
                                131
                                             reset <= '0':
          reset <= '0';
                                132
                                             start <= '1';
          start <= '1';
 87
                                133
                                134
                                             --Case 7:
          --Case 2:
                                135
                                             wait for 200 ns;
          wait for 200 ns:
          reset <= '1';
                                136
                                             reset <= '1';
          start <= '0';
                                             start <= '0';
                                137
          c <= "00000111111":
                                138
                                             c <= "11100111110";
          wait for 10 ns;
                                139
                                             wait for 10 ns:
          reset <= '0';
                                140
                                             reset <= '0':
          start <= '1';
                                141
                                             start <= '1';
          --Case 3:
                                142
99
          wait for 200 ns;
                                143
                                             --Case 8:
          reset <= '1';
100
                                144
                                             wait for 200 ns;
          start <= '0':
101
                                145
                                             reset <= '1';
102
          c <= "10000111111";
103
          wait for 10 ns:
                                146
                                             start <= '0';
104
          reset <= '0';
                                             c <= "00000000000":
                                147
105
          start <= '1';
                                148
                                             wait for 10 ns;
106
                                             reset <= '0';
                                149
          --Case 4:
107
                                150
                                             start <= '1';
108
          wait for 200 ns:
          reset <= '1';
                                151
109
          start <= '0';
110
                                152
                                             --Case 9:
111
          c <= "1100011111";
                                153
                                             wait for 200 ns;
112
          wait for 10 ns:
                                154
                                             reset <= '1';
113
          reset <= '0';
                                             start <= '0';
                                155
114
          start <= '1';
                                             c <= "1111111111":
115
                                156
116
          ---Case 5:
                                157
                                             wait for 10 ns:
117
          wait for 200 ns;
                                             reset <= '0':
                                158
118
          reset <= '1';
                                159
                                             start <= '1';
119
          start <= '0':
                                160
120
          c <= "11100111111";
          wait for 10 ns;
121
                                161
                                        WAIT:
122
          reset <= '0';
                                162
                                        END PROCESS always;
123
          start <= '1';
                                163
                                        END g35 mod exp arch;
124
```


Simulation results:

₽ +	Msgs																	
#	0005	0005																
	3FF	003	X()1F		21F		(31F		(39F		(3DF		(39E	(000		(3FF	
/g35_mod_exp_tst/start	1							┰						$\neg \vdash \vdash$	+		╖	
/g35_mod_exp_tst/dk	1																	
/g35_mod_exp_tst/reset	0					℩∟		⅃Ĺ		⅃┖					┵		\	
#	5206	-()))] OOF	3	000 11 8	Ε	3)()))[858	mn	734C)))))	3FFA		80A5)))))(394	11 (00	000)))))5	206
/g35_mod_exp_tst/ready	1					Ш									\top			


Expected results:

Test number:	1	C: 3	D: 5 C^5 Mod 33401 = f3
Test number:	2	C: 1f	D: 5 C^5 Mod 33401 = 118e
Test number:	3	C: 21f	D: 5 C^5 Mod 33401 = 1858
Test number:	4	C: 31f	D: 5 C^5 Mod 33401 = 734c
Test number:	5	C: 39f	D: 5 C^5 Mod 33401 = 3ffa
Test number:	6	C: 3df	D: 5 C^5 Mod 33401 = 80a5
Test number:	7	C: 39e	D: 5 C^5 Mod 33401 = 3941
Test number:	8	C: 0	D: 5 C^5 Mod 33401 = 0
Test number:	9	C: 3ff	D: 5 C^5 Mod 33401 = 5206

Flow Summary:



Chip planner layout:



Timing Analysis Summary:

For 4 period:

List the Worst-case Timing paths for the Setup times:

	Slack	From	То
1	-14.543	multiplication[16]	multiplication[0]
2	-14.543	multiplication[16]	multiplication[1]
3	-14.543	multiplication[16]	multiplication[2]
4	-14.543	multiplication[16]	multiplication[3]
5	-14.543	multiplication[16]	multiplication[4]

Logic utilization (in ALMs): 140 / 32,070 (< 1 %)

For 19 period -> passing

 Requested Fmax = ___52.63 MHz______

 Fast 1100mV 0C Model Hold Slack Value = ______0.188______

 Slow 1100mV 85C Model Setup Slack Value = ______1.315_____

 Slow 1100mV 85C Model Fmax = _____56.55 MHz______