
17th December 2017



PRIFYSGOL BANGOR UNIVERSITY

VLSI Design

Lab Report 4


Martin Le Mintier 500494525

Flip Flop and Register

Here is the VHDL file with the cod from the subject.

```
1
     LIBRARY ieee ;
     USE ieee std logic 1164.all ;
3
4
    ENTITY lab4 IS
5
          PORT (D, Clock: IN STD LOGIC ;
6
                               : OUT STD LOGIC) ;
                 Q
7
     END lab4 ;
8
9
    ARCHITECTURE Behaviour OF lab4 IS
    ■ BEGIN
10
11
          PROCESS ( Clock )
          BEGIN
13
              IF (Clock'EVENT AND Clock = '1') THEN
14
                   O <= D:
15
              END IF ;
16
          END PROCESS ;
17
     END Behaviour ;
18
```


And here is what we can see on the Simulation:



Now if we try to convert our code to an 8bit register

```
🎨 lab4.vhd
                                    Compilation Report - Flow Summary
            1
                 LIBRARY ieee ;
USE ieee.std logic_l164.all ;
            2
            3
            4
                ENTITY lab4 IS
            5
                      PORT (D, Clock:
                                         IN STD LOGIC ;
                                           : OUT STD LOGIC) ;
            6
            7
                 END lab4 ;
            8
            9
                ARCHITECTURE Behaviour OF lab4 IS
           10
                 SIGNAL tmp: std logic vector (7 downto 0);
           11
                ■ BEGIN
           12
                      PROCESS ( Clock )
₽ì
           13
                      BEGIN
                          IF (Clock'EVENT AND Clock = '1') THEN
           14
267
268 ab/
           15
                               for indice in 0 to 6 loop
           16
                                   tmp(indice+1) <= tmp(indice);
           17
                               end loop;
                               tmp(0) \ll D;
           18
           19
                          END IF ;
                      END PROCESS ;
           20
           21
                      Q <= tmp(7);
           22
                 END Behaviour ;
```

And here is what we can see on the Simulation:




One Process FSM

Here is the VHDL file with the cod from the subject.

```
🕸 lab4_1.vhd
                   m ENTITY lab4 1 IS
              5
                          PORT (Clk, Rn, w : IN STD_LOGIC ;
                                          : OUT STD_LOGIC ) ;
              6
              7
                     END lab4_1 :
                   m ARCHITECTURE Behavior OF lab4_1 IS
              8
              9
                         TYPE State_type IS (A, B, C) ; -- define a new type
             10
                          SIGNAL y : State_type ;
             11
                   m BEGIN
             12
                          PROCESS ( Rn, Clk )
                   軍軍 人名洛洛
             13
                         BEGIN
                              IF Rn = '0' THEN
             14
             15
                                  y <= A ;
             16
                              ELSIF (C1k'EVENT AND C1k = '1') THEN
                   17
                                  CASE y IS
                   18
                                      WHEN A =>
                                          IF w = '0' THEN
            19
             20
                                              y <= A ;
             21
                                          ELSE
                   22
                                              y <= B ;
             23
                                          END IF :
            24
                                      WHEN B =>
                                          IF w = '0' THEN
             25
            26
                                              y <= B ;
                                          ELSE
            27
                   28
                                              y <= C ;
            29
                                          END IF ;
             30
                                      WHEN C =>
                                          IF w = '0' THEN
             31
267
268
             32
                                              y <= A ;
             33
                   ab/
             34
                                              y <= C ;
                                          END IF :
             35
                                  END CASE ;
             36
                              END IF :
             37
                         END PROCESS ;
             38
             39
                          s <= '1' WHEN y = C ELSE '0' ;
             40
             41
                     END Behavior ;
```

And here is what we can see on the Simulation:




Sequence detector

Design a VHDL entity, implemented in a third new project, which detects the input sequences "101" or "111" on its input.

We tried Moore and Mealy Machine and then chose Moore because it was simpler to build.

Here is our state diagram:




And here is the flow table:

Associated Flow table:				
Present	Next State		Output	Partition minimisation:
Stati	W= 0	1	3	· P.=(ABCDEF)
A	A	B	0	· P2. (ABCE)(DF)
В	E	C	0	6(ABCE) - C(BCDE) CE not equ. to AB.
C	E	D	0	4 (DF) + (EE) F not equiv to 0
D	ϵ		1	- Po- CAR) (CEVIDICE)
E	A	F	0	4 (AB) - (Bd) A not aquiv. to B
F	E	C	1	10(CE) -0 (EA) C not equiv. to E
(not any reduction) = · Pu=(A)(B)(CXD)(E)(F)				

Here is the VHDL code that we wrote as we didi in class:

```
lab4_2.vhd
                                          Compilation Report - Flow Summary
           LIBRARY ieee ;
      USE ieee.std_logic_l164.all;
Ą
      4 ■ENTITY lab4 2 IS
V.ª
⊷B
      5 PORT (Clk, Rn, w : IN STD_LOGIC ;
(}
      6 z
7 END lab4_2;
                z : OUT STD_LOGIC ) ;
Ē
Ē
      9 ■ ARCHITECTURE Behavior OF lab4_2 IS
      10
11
               TYPE State_type IS (A, B, C, D, E, F) ; -- define a new type
               SIGNAL State : State_type ;
      12 ■ BEGIN
¥
      13 PROCESS ( Rn, Clk )
      14
               BEGIN
                 IF Rn = '0' THEN
8
      15 ≣
      16
                      State <= A ;
0
      17 ≡
                  ELSIF (Clk'EVENT AND Clk = '1') THEN
      18 ■
                     CASE State IS
\overline{Z}
      19
                       WHEN A =>
                           IF w = '0' THEN
V
      20 ■
      21
                                State <= A ;
267
268
                           ELSE
      22
      23
                               State <= B ;
      24
                            END IF ;
                         WHEN B =>
      25
                            IF w = '0' THEN
      26 ■
      27
                               State <= E ;
_
                             ELSE
      28 ■
2
      29
                                State <= C;
      30
                             END IF ;
```



And here is what we can see on the Simulation:

