


# 8-BIT SHIFT REGISTERS WITH SIGN EXTEND

These 8-bit shift registers have multiplexed input/output data ports to accomplish full 8-bit data handling in a single 20-pin package. Serial data may enter the shift-right register through either D0 or D1 inputs as selected by the data select pin. A serial output is also provided. Synchronous parallel loading is achieved by taking the register enable and the S/P inputs low. This places the three-state input/output ports in the data input mode. Data is entered on the low-to-high clock transition. The data extend function repeats the sign in the QA flip-flop during shifting. An overriding clear input clears the internal registers when taken low whether the outputs are enabled or off. The output enable does not affect synchronous operation of the register.


- Multiplexed Inputs/Outputs Provide Improved Bit Density
- Sign Extend Function
- Direct Overriding Clear
- 3-State Outputs Drive Bus Lines Directly

(TOP VIEW)



# SN54/74LS322A

## BLOCK DIAGRAM



# SN54/74LS322A

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

Symbol	Parameter	Limits			Unit	Test Conditions
		Min	Typ	Max		
$V_{IH}$	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
$V_{IL}$	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
$V_{IK}$	Input Clamp Diode Voltage		-0.65	-1.5	V	$V_{CC} = \text{MIN}$ , $I_{IN} = -18 \text{ mA}$
$V_{OH}$	Output HIGH Voltage $Q_A-Q_H$	54	2.4	3.2	V	$V_{CC} = \text{MIN}$ , $I_{OH} = \text{MAX}$
		74	2.4	3.2	V	
$V_{OH}'$	Output HIGH Voltage $Q_H'$	54	2.5	3.4	V	$V_{CC} = \text{MIN}$ , $I_{OH} = \text{MAX}$
		74	2.7	3.4	V	
$V_{OL}$	Output LOW Voltage $Q_A-Q_H$	54, 74		0.25	V	$I_{OL} = 12 \text{ mA}$
		74		0.35	V	$I_{OL} = 24 \text{ mA}$
$V_{OL}$	Output LOW Voltage $Q_H'$	54, 74		0.4	V	$I_{OL} = 4.0 \text{ mA}$
						$V_{CC} = V_{CC \text{ MIN}}$ , $V_{IN} = V_{IL} \text{ or } V_{IH}$ per Truth Table

# SN54/74LS322A

**AC CHARACTERISTICS** ( $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5.0 \text{ V}$ )

Symbol	Parameter	Limits			Unit	Test Conditions
		Min	Typ	Max		
$f_{MAX}$	Maximum Clock Frequency	25	35		MHz	$C_L = 15 \text{ pF}$
$t_{PHL}$ $t_{PLH}$	Propagation Delay, Clock to $Q_H'$		26 22	35 33	ns	
$t_{PHL}$	Propagation Delay, Clear to $Q_H'$		27	35	ns	
$t_{PHL}$ $t_{PLH}$	Propagation Delay, Clock to $Q_A-Q_H$		22 16	33 25	ns	$C_L = 45 \text{ pF}$ , $R_L = 667 \Omega$
$t_{PHL}$	Propagation Delay, Clear to $Q_A-Q_H$		22	35	ns	
$t_{PZH}$ $t_{PZL}$	Output Enable Time		15 15	35 35	ns	
$t_{PHZ}$ $t_{PLZ}$	Output Disable Time		15 15	25 25	ns	$C_L = 5.0 \text{ pF}$

**AC SETUP REQUIREMENTS** ( $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5.0 \text{ V}$ )

Symbol	Parameter	Limits			Unit	Test Conditions
		Min	Typ	Max		
$t_W$	Clock Pulse Width HIGH	25			ns	
$t_W$	Clock Pulse Width LOW	15			ns	
$t_W$	Clear Pulse Width LOW	20			ns	