# Computation Structures

## **Instruction Set Architecture Worksheet**

### **Summary of β Instruction Formats**

#### **Operate Class:**

31	26	25	21	20	16	15	11	10		0
10	XXXX	R	c	R	la	R	b		unused	

Register	Symbol	Usage
R31	R31	Always zero
R30	XP	Exception pointer
R29	SP	Stack pointer
R28	LP	Linkage pointer
R27	BP	Base of frame pointer

OP(Ra,Rb,Rc):  $Reg[Rc] \leftarrow Reg[Ra]$  op Reg[Rb]

Opcodes: ADD (plus), SUB (minus), MUL (multiply), DIV (divided by)

AND (bitwise and), OR (bitwise or), XOR (bitwise exclusive or), XNOR (bitwise exclusive nor), CMPEQ (equal), CMPLT (less than), CMPLE (less than or equal) [result = 1 if true, 0 if false] SHL (left shift), SHR (right shift w/o sign extension), SRA (right shift w/ sign extension)

31	26	25 2	1	20	16	15	0
1	11xxxx	Rc		R	la	literal (two's complement)	

 $OPC(Ra, literal, Rc): Reg[Rc] \leftarrow Reg[Ra] \text{ op } SEXT(literal)$ 

Opcodes: ADDC (plus), SUBC (minus), MULC (multiply), DIVC (divided by)

ANDC (bitwise and), ORC (bitwise or), XORC (bitwise exclusive or), XNORC (bitwise exclusive nor) CMPEQC (equal), CMPLTC (less than), CMPLEC (less than or equal) [result = 1 if true, 0 if false] SHLC (left shift), SHRC (right shift w/o sign extension), SRAC (right shift w/ sign extension)

#### Other:

31	26	25	21	20	16	15	0
01xxx	X	R	.c	R	la	literal (two's comple	ment)

LD(Ra,literal,Rc): $Reg[Rc] \leftarrow Mem[Reg[Ra] + SEXT(literal)]$ ST(Rc,literal,Ra): $Mem[Reg[Ra] + SEXT(literal)] \leftarrow Reg[Rc]$ JMP(Ra,Rc): $Reg[Rc] \leftarrow PC + 4$ ;  $PC \leftarrow Reg[Ra]$ 

**BEQ/BF**(Ra,label,Rc): Reg[Rc]  $\leftarrow$  PC + 4; if Reg[Ra] = 0 then PC  $\leftarrow$  PC + 4 + 4\*SEXT(literal) **BNE/BT**(Ra,label,Rc): Reg[Rc]  $\leftarrow$  PC + 4; if Reg[Ra]  $\neq$  0 then PC  $\leftarrow$  PC + 4 + 4\*SEXT(literal)

**LDR**(label,Rc):  $Reg[Rc] \leftarrow Mem[PC + 4 + 4*SEXT(literal)]$ 

#### **Opcode Table: (\*optional opcodes)**

2:0								
5:3	000	001	010	011	100	101	110	111
000								
001								
010								
011	LD	ST		JMP	BEQ	BNE		LDR
100	ADD	SUB	MUL*	DIV*	CMPEQ	CMPLT	CMPLE	
101	AND	OR	XOR	XNOR	SHL	SHR	SRA	
110	ADDC	SUBC	MULC*	DIVC*	CMPEQC	CMPLTC	CMPLEC	

#### Problem 1.

An unnamed associate of yours has broken into the computer (a Beta of course!) that 6.004 uses for course administration. He has managed to grab the contents of the memory locations he believes holds the Beta code responsible for checking access passwords and would like you to help discover how the password code works. The memory contents are shown in the table below:

	Addr	Contents	Opcode	Rc	Ra	Rb	Assembly
	0x100	0xC05F0008	110000	00010	11111		ADDC(R3), Ox8, R2)
	0x104	0xC03F0000	110000	00001	11111		ADDC (R3), OXO, RI)
L2:	0x108	0xE060000F	111000	00011	00000		ANDC ( PO, Oxf, R3 )
	0x10C	0xF0210004	111100	00001	00001		SALC (RI, 0x4, RI)
	0x110	0xA4230800	101001	00001	00011	1000 j	OR (R3, R1, R1)
	0×114	0xF4000004	111101	00000	00000		SHZC ( Reb, Oxa, Reb)
	0x118	0xC4420001	110001	00010	00010		SUBC ( Piz, Oxl, Piz)
	0x11C	0x73E2 <u>0002</u>	011100	11111	00010		BEA ( RZ, LI, R31)
	0x120	0x73FFFFF9	011100	11111	11111		BED ( 83 [ LZ, 231 ) -
	0x124	0xA4230800	101001	00001	00011		not executed!
4:	0x128	0x605F0124	011000	00010	11111		LD ( \$3), 0x124, 82)
	0x12C	0x90211000	100100	00001	00001		CMPER ( P), R2, R1)

Further investigation reveals that the password is just a 32-bit integer which is in R0 when the code above is executed and that the system will grant access if R1 = 1 after the code has been executed. What "passnumber" will gain entry to the system?

The loop reverses the order of the nibbles (4-bit churts) of the value in Rd, eg., 0x12345678 becomes 0x87654321.

So the 'passnumber" is the nibble reverse of 0xA4230800 which is 0x0003244.

Prob	olem 2.		
			available? Assume x is in R0 and y is in R1.
			Equivalent assembly instruction: 5Hに(なり3, た)
•	execution	on of each of the follow	initialized to: R0=8, R1=10, R2=12, R3=0x1234, R4=24 before wing assembly instructions. For each instruction, provide the or memory location. If your answers are in hexadecimal, with the prefix 0x.
	1.	SHL(R3, R4, R5)	Value of R5: 2x3400 0000
	2.	ADD(R2, R1, R6)	Value of R6: 22
250	3.	ADD(R0, 2, R7)	Value of R7: 20
2!		ST(R1, 4, R3)	Value stored: 10 at address: 4+ 0x1234 = 0x 1238
(C)	by	ning ADDC(R0, <u>3*4+5</u> , R1 ADDC(R0, 17, R1)	is Beta assembly program by replacing a line  1)  excression value compriled at assembly time am smaller? Does it run faster?
			(circle one) Binary program is SMALLER? yes no
			(circle one) FASTER? yes no
(D)	that BI	R were moved to locat	0x1000 branches to 0x2000. If the binary representation for ion 0x1400 and executed there, where will the relocated  (0x1000) row (dative to 0x1400)
			Branch target for relocated BR (in hex): 0x 2400
(E)			age program containing "ADDC(R1,2,R3)" is changed to the modified program behave differently when executed?

interpret 2nd operand Circle best answer: YES .. NO ... as a constant expression. Value of symbol R7 is 2.

# Problem 3

Each of the following programs is loaded into a Beta's main memory starting at location 0 and execution is started with the Beta's PC set to 0. Assume that all registers have been initialized to 0 before execution begins. Please determine the specified values after execution reaches the HALT() instruction and the Beta stops. Write "CAN'T TELL" if the value cannot be determined. Please write all values in hex.

```
. = 0
         LD(R31, X+4, R1) R1 - 3

SHLC(R1,2,R1) R1 - 17

LD(R1,X,R2)

HALT() R2 - 17

LONG(4) Mem[x+17]
 (A)
                                               Value left in R1: 0x
                                               Value left in R2: 0x
      X: LONG(4)
     14 LONG(3)
     4 € LONG(2)
    +12 LONG(1)
          LONG(0)
 (B)
          = 0
          LD(R31, X, R0)
                                               Value left in R0: 0x 83643520
  4
Ց Լ։
          CMOVE(0,R1)
          CMPLTC(R0,0,R2)
                                               Value left in R1: 0x 4
  C
          BNE(R2, DONE)
  10
          ADDC(R1,1,R1)
                                               Value left in R2: 0x
  10
          SHLC(R0, 1, R0)
  18
          BR(L)
                              Value assembler assigns to symbol X: 0x 🎾
C DONE: HALT()
          LONG(0x08306352)
20 X:
              1 courts H of left shifts needed until MSB of RD K 1
 (C)
          LD(R31,Z,R1) RI - binning to CAPCT( ind.
SHRC(R1,26,R1) RI - opening field Value left in R1: 0x 35 (CAPCTC opening)
       Z: CMPLTC(R1,0x3C,R2)
                                               Value left in R2: 0x 1
          HALT()
 (D)
          . = 0
          LD(R31,X,R0)
                                                Value left in R0: 0x 🔘
          CMOVE(0,R1)
       L: ADDC(R1,1,R1)
                                               Value left in R1: 0x 3
          SHRC(R0,1,R0)
          BNE(RO,L,R2)
                                               Value left in R2: 0x 14
          HALT()
                              Value assembler assigns to symbol X: 0x_______
          = 0x100
       X: LONG(5)
          1 count # & right shifts until Peb == 4.
```

```
(E)
         . = 0
LD(r31, X, r0) Rd = 0x37654321 (ne votive!)
CMPI F(r0, r31, r1) 8.15) Value left in R0? 0x37654321
         CMPLE(r0, r31, r1) 2 -1
                              121 + 2x (, branch taken
 ક
         BNE(r1, L1, r1)
         ADDC(r31, 17, r2)
 4
                                               Value left in R1? 0x 🕻
         BEQ(r31, L2, r31)
14 L1: SRAC(r0, 4, r2) R2 -0x F3765432
 18 L2: HALT()
                                              Value left in R2? 0x <u>F8765432</u>
          . = 0x1CE8
     X: LONG(0x87654321)
                                   Value assembler assigns to L1: 0x 14
                                         Contents of R0 (in hex): 0x
(F)
          = 0
         LD(R31, i, R0) \mathbb{R}^{4} \leftarrow 3
                                        Contents of R1 (in hex): 0x COPFEE
         SHLC(RO, 2, RO) R4 ←12
         LD(RO, a-4, R1) RI - Mem[12+ a - 4]
         HALT()
      a: LONG(0xBADBABE)
    +4 LONG(0xDEADBEEF)
    ►B LONG(0xC0FFEE)
          LONG(0x8BADF00D)
      i: LONG(3)
(G)
                                               Value left in R1: 0x C462003C
       LD(R31,Z,R1) RI - binary for SUBC
SHRC(R1,16,R2) RZ- top half RI
                                               Value left in R3: 0x
    Z: SUBC(R2,0x3C,R3)
       HALT()
                             Value assembler assigns to symbol Z: 0x
 16000 10001 00016
  SP 126 130
(H)
        . = 0
                                               Value left in R0: 0x
       LD(R31,X,R0) PULL DECAT
       CMOVE(0,R1)
                                               Value left in R1: 0x_14
    L: ADDC(R1,1,R1)
        SHRC(R0,1,R0)
        BNE(RO,L,R2)
                                               Value left in R2: 0x 14
       HALT()
          1 count & of right shifts to make Respondentiation.
    X: LONG(0xDECAF)
```

MIT OpenCourseWare <a href="https://ocw.mit.edu/">https://ocw.mit.edu/</a>

6.004 Computation Structures Spring 2017

For information about citing these materials or our Terms of Use, visit: <a href="https://ocw.mit.edu/terms">https://ocw.mit.edu/terms</a>.