ECE 3504 Principles of Computer Architecture

MIPS Review (Test 1)

Readings: Ch. 2 (up to 2.13) and Appendix A

Test 1

- Study materials
 - Lecture slides
 - Read textbook (Chapter 2 + Appendix A)
 - Review the homework + sample tests
- Make sure you specify the radix used
 - Base 10 is assumed unless there is a leading 0x
 - Use hexadecimal instead of long binary strings
- OK to use pseudo-instructions given in the reference sheet or textbook or notes, unless stated otherwise
- Write comments even if you don't know the exact solution!

Test 1


- Will be provided with the MIPS Green Card (both pages)
 - •Funct field is really part of the opcode
- •Focuses on lecture notes, sample code and homeworks
- •Types of questions:
 - Convert from C or an English description of code requirements to MIPS assembly language
 - Arithmetic, if-then-else, array indexing and looping
 - Assemble MIPS assembly language into machine code
 - Determine the numeric opcode/funct, registers, shift amount, immediate / address fields
 - •Include load/stores, arithmetic, conditional branches
 - Exclude pseudo-instructions
 - Primarily use page 1 of the MIPS Green Card
 - Disassemble binary instructions into MIPS assembly language
 - •Decode the symbolic opcode, register names, immediate values, ...
 - Primarily use page 2 of the MIPS Green Card
 - •Add instructions to assembly language functions in order to preserve/restore registers on the stack
 - Including use of \$fp
 - •Know how branch and jump instructions alter the program counter
 - •Know how to load 16-bit and 32-bit constant values into registers
 - Know the difference between pseudo-instructions and real instructions

Test 1 Logistics

- Given in class during our normal lecture time on Tuesday Feb 21st
 - Test quiz will be available on Canvas at 11:00am
 - Quiz format will be similar to the homeworks
 - Formatting and documentation coding rules apply
 - Open book
- You must have an accommodation or permission from me to take the exam remotely
- Quiz must be completed by 12:15pm unless you have an extra-time accommodation
 - People with an extra-time accommodation must take the exam remotely in a location of their choosing


Memory Operands

- Compiler will associate variables with registers
- If more variables than registers, use memory to spill variables



Memory Operands

- Memory is byte addressed
 - Each address identifies an 8-bit byte
 - MIPS uses 32-bit addresses
- Words are aligned in memory
 - Address must be a multiple of 4



Instructions that access Memory


■ MIPS has two basic data transfer instructions for accessing memory (assume \$s3 holds 24₁₀)

```
lw $t0, 4($s3) # load word from byte addr 24 + 4
sw $t0, 8($s3) # store word at byte addr 24 + 8
```

□ The memory address is formed by summing the constant portion of the instruction and the contents of the second register

Word-aligned addresses

If \$s3 holds 5, what is the effect of the following instruction?



This is not a <u>word-aligned</u> address (i.e. an address byte which is a multiple of 4)


This instruction will not complete

The MIPS processor will generate an *exception*The physical memory must be written/read at word boundaries
(The MIPS simulator will complain as well)

Compiling with Loads and Stores

Assuming variable b is stored in \$s2 and that the base address of array A is in \$s3, what is the MIPS assembly code for the C statement

$$A[8] = A[2] - b$$



lw\$	t0, 8(\$s3)
sub	\$t0, \$t0, \$s2
SW	\$t0, 32(\$s3)

An addition involving memory

□ Find the sum of the words stored at byte address 0x100 and 0x104 and store the result in \$s0

```
add $reg, $reg, $reg
addi $reg, $reg, constant
lw $reg, offset($reg)
```

An addition involving memory

□ Find the sum of the words stored at byte address 0x100 and 0x104 and store the result in \$s0

```
add $reg, $reg, $reg
addi $reg, $reg, constant
lw $reg, offset($reg)
```

```
addi $$0, $0, 0x100  # load base address lw $$1, 4($$0)  # load word at 0x104 lw $$0, 0($$0)  # load word at 0x100 add $$$50, $$$1, $$$0
```

create a base address only once and form the actual addresses by adding an offset

Compiling with a Variable Array Index

- ☐ Assume:
 - □ variables b, c, and i are in \$s1, \$s2, and \$s3
 - □ base address of array A is in register \$s4

$$c = A[i] - b$$

1.Form address for A[i]
= base-addr of A[0]+ 4*i
2. Load A[i]
3. Subtract b and store result in c


sll	\$t1,	\$s3, 2
add	\$t1,	\$s4 , \$t1
lw	\$t0,	0(\$t1)
sub	\$s2,	\$t0, \$s1

Dealing with Constants


■ Exercise: Assume \$s0 is used to store variable b. compile into MIPS assembly.

```
int b; b = 20;
```

Signed and Unsigned Immediate Constants




32-bit constant used in operation



32-bit constant used in operation

A closer look at addi

■ What is the bit pattern in \$s0 after this instruction:



Loading 32-bit constants

☐ Initialize \$s0 to 0x1FFFF using ori


```
ori $reg, $reg, constant lui $reg, constant
```


```
lui $s0, 0x1  # load upper part $s0, $s0, $s0, 0xffff # load lower half
```


This is how a compiler will load 32-bit constants into registers.



lw \$s0, 40(\$s1)








Load Word


lw

I R[rt] = M[R[rs]+SignExtImm]

(2)

23_{hex}






Dis-assembling Instructions


☐ Find the assembly code for 0x00c23021

What is the instruction format? It could be




The opcode makes the difference. Start right here.

Use the back of the MIPS refcard



Disassembly Table

Use the back of the MIPS refcard




Dis-assembling Instructions

□ Find the assembly code for 0x00c23021

The first 6 bits are zero (opcode).

The last 6 bits are 0x21 (function code).




The rest is easy ...

□ Find the assembly code for 0x00c23021

in binary: 0000 0000 1100 0010 0011 0000 0010 0001

split in fields: 000000 00110 00010 00110 00000 100001



0x00c23021



addu \$a2, \$a2, \$v0


Recap: 3 Types of Branch Instructions

- jump using 32-bit target specified in register (R-format)
 jr \$s0
- 2. jump using 26-bit immediate target (J-format)
 - j 0x50401 OR j LABEL
- 3. branch using 16-bit signed immediate target (I-format)

 beq \$s0, \$s1, LABEL

Branch targets are evaluated relative to next-PC

Conditional branches have I-format



- Branch Target must be encoded in 16-bit constant
- Uses signed offset relative to next-PC

If-then-else statements

■ Implement the if-then-else statement

```
if (i != j)
    h = i - j;
else
    h = i + j;

beq $s0, $s1, Else
    sub $s2, $s0, $s1
    beq $0, $0, Endif
Else: add $s2, $s0, $s1
Endif: ...
```

Assume:

h

\$s0

\$s1

\$s2

While loops

□ Implement the while loop

```
Whileloop: beq $s0, $s1, Endloop
```

addi \$s0, \$s0, 1

beq \$s0, \$s0, Whileloop

Endloop: ...

For loops

□ A for-loop can be written as a while-loop

```
for (i = 0; i<10; i++) {
  .. bodyoftheloop
}
i = 0;
while (i<10) {
  .. bodyoftheloop
  i = i + 1;
}
        Assembly
```

Comparison-set instructions

slt is an arithmetic operation that sets a Boolean value.

```
slt $rd, $rs, $rt

# if $rs <<sub>signed</sub> $rt, then $rd = 1, else $rd = 0

slti $rt, $rs, imm

# if $rs <<sub>signed</sub> sign-extended(imm), then $rt = 1, else $rt = 0
```

Comparison-set instructions

- slt rd, rs, rt
 if (rs < rt) rd = 1; else rd = 0;
 slti rt, rs, constant
 if (rs < constant) rt = 1; else rt = 0;
- Use in combination with beq, bne


```
slt $t0, $s1, $s2 # if ($s1 < $s2)
bne $t0, $zero, L # branch to L</pre>
```

Stored-Program Concept


- The program (32-bit machine codes) is stored in the instruction memory
 - Later on, we will see that the instruction memory is the same as the data memory
 - For now, think of them as two distinct memories
- Just like data memory, we have 32-bit address for instruction memory
- □ The Program Counter (PC) stores the address of the next instruction that must be fetched and executed
- The assembler will convert the Label in your instruction into offset relative to PC for the conditional branch instructions

Jump mechanism

Here is what happens inside the control unit of the processor



Determining the target of branches




Remember that PC already points to the next instruction when executing the conditional branch instruction.

□ Therefore, offset must be relative to next instruction.

□ Also, offset will be later multiplied by 4 (unlike lw/sw)

Jump

Changes PC to a new target



- □ Target = new value of PC after jump completes
- □ Target must be a word-aligned address

Jump Instruction Format


Jump instruction includes target as constant

J-type	OP	Target[27:2]
	6 bit	26 bit

J-type instructions are different from R-type and I-type:

R-type	OP	RS	RT	RD	SHAMT	FUNCT
	6 bit	5 bit	5 bit	5 bit	5 bit	6 bit
I-type	OP	RS	RT	Immediate		
	6 bit	6 bit	6 bit	16 bit		


How to encode a 32-bit target in J instruction?



32 bit jump target

Consequence of expansion to 32-bit target

□ The upper four bits of an address cannot be specified



Jumps of 32 bits

■ Write an absolute jump to 0xF8004500

```
lui $s0, 0xF800
ori $s0, 0x4500
jr $s0
```

Pseudo-instruction branch expansion

□ Some branches, like blt, are pseudo instructions

```
blt $s0, $s1, label branch if $s0 < $s1
```

Assembler expands the above to

```
#if (s0<<sub>signed</sub>s1) then $at=1 else $at=0
slt $at, $s0, $s1
bne $at, $0, label # real branch instruction
```

□ \$at register is reserved by the assembler for pseudo instructions. Why not just use \$t0-\$t9?

Functions

- Simple functions: arguments in \$a0-\$a3, return in \$v0-\$v1, return address in \$ra
- The stack is used to support 'complicated' functions:
 - Nested functions
 - Recursive functions
 - Callees that use registers of the caller
 - Callees with more than 4 arguments
- The stack pointer points to the top of the stack, and grows downward as the stack expands
- A stack frame is the standard layout of stack storage for a function call implemented with a compiler.

Stack operations

PUSH = adding elements onto the stack

Typical Layout MIPS Memory

POP = retrieving elements onto the stack

lw \$t1, 0(\$sp)
addi \$sp, \$sp, 4

Stack

top of stack

Text + Data

Procedure calls that save registers

<u>caller</u>

<u>callee</u>

1. Preserve \$t0-\$t7 before call

Preserve \$s0-\$s7 before executing

2. call callee

2. execute


3. Restore \$t0-\$t7 after call

Restore \$s0-\$s7 after call

Note that you would only preserve \$ti that you actually will be using after the call

Note that you would only preserve \$si that you actually will be using in the callee

3. The stack can implement nested functions



Assume a function proc that uses \$s0	
Compiler has a standard way of creating code:	
function prolog: create stack frame	
proc:	

function body

- Assume a function *proc* that uses \$s0
- Compiler has a standard way of creating code:

function prolog: create stack frame

proc:

- Save old \$fp on the stack
- Update \$fp with the new frame pointer
- Save \$ra on the stack
- Save \$s0 on the stack

function body

- Assume a function proc that uses \$s0
- Compiler has a standard way of creating code:

function prolog: create stack frame

```
proc: addi $sp,$sp,-12 # create 3 spaces on top of stack
sw $fp,8($sp) # save the old frame pointer
addi $fp,$sp,12 # copy old $sp to $fp
sw $ra,-8($fp) # save ($ra) in 2nd stack element
sw $s0,-12($fp) # save ($s0) in top stack element
.
```

function body

- □ Assume a function *proc* that uses \$s0
- Compiler has a standard way of creating code:

function prolog: create stack frame

```
proc: addi $sp,$sp,-12 # create 3 spaces on top of stack
sw $fp,8($sp) # save the old frame pointer
addi $fp,$sp,12 # copy old $sp to $fp
sw $ra,-8($fp) # save ($ra) in 2nd stack element
sw $s0,-12($fp)# save ($s0) in top stack element
.
```

function body

```
lw $s0,-12($fp)# put top stack element in $s0
lw $ra,-8($fp) # put 2nd stack element in $ra
lw $fp,-4($fp) # restore $fp to original state
addi $sp,$sp, 12 # restore $sp to original state
jr $ra # return from procedure
```