Computer Architectures 2nd part labs – lab 2

1) Sim-safe run

```
🔞 📀 🔗 student@student-laptop: ~/simplescalar/simplesim-3.0
File Edit View Terminal Tabs Help
student@student-laptop: ~/simplescalar
                                              student@student-laptop: ~/simplescalar/simplesi...
# -chkpt
                       <null> # restore EIO trace execution from <fname>
# -redir:sim
                       <null> # redirect simulator output to file (non-interacti
ve only)
                       <null> # redirect simulated program output to file
# -redir:prog
                             0 # simulator scheduling priority
-nice
                             0 # maximum number of inst's to execute
-max:inst
sim: ** starting functional simulation **
my name is martino mensio
this is my hello world program!!
sim: ** simulation statistics **
                                7789 # total number of instructions executed
sim num insn
sim num refs
                                4134 # total number of loads and stores executed
sim elapsed time
                                   1 # total simulation time in seconds
sim inst rate
                          7789.0000 # simulation speed (in insts/sec)
ld text base
                         0x00400000 # program text (code) segment base
ld_text_size
ld_data_base
                               71968 # program text (code) size in bytes
                          0x10000000 # program initialized data segment base
                                8352 # program init'ed `.data' and uninit'ed `.bs
ld_data_size
s' size in bytes
ld_stack_base
                          0x7fffc000 # program stack segment base (highest addres
s in stack)
ld stack size
                               16384 # program initial stack size
ld prog entry
                          0x00400140 # program entry point (initial PC)
                          0x7fff8000 # program environment base address address
ld environ base
ld target big endian
                                   0 # target executable endian-ness, non-zero if
big endian
mem.page count
                                  26 # total number of pages allocated
                                104k # total size of memory pages allocated
mem.page_mem
mem.ptab_misses
                                  26 # total first level page table misses
mem.ptab accesses
                              488350 # total page table accesses
mem.ptab miss rate
                              0.0001 # first level page table miss rate
student@student-laptop:~/simplescalar/simplesim-3.0$
```

2) Sim-outorder run

```
🔕 🔗 🚫 student@student-laptop: ~/simplescalar/simplesim-3.0
 File Edit View Terminal Tabs Help
                                                                                                                                                                          student@student-laptop: ~/simplescalar/simplesim-3.0
                                                                                                                                                                                                                                                                                                                                                           ×
  student@student-laptop: ~/simplescalar
 sim: ** starting performance simulation **
my name is martino mensio
this is my hello world program!!
  sim: ** simulation statistics **
sim_num_insn 7
                                                                                          7789 # total number of instructions committed
                                                                          4134 # total number of loads and stores committed
635 # total number of loads committed
3499.0000 # total number of stores committed
1060 # total number of branches committed
 sim_num_refs
sim_num_loads
sim_num_stores
sim_num_branches
sim_elapsed_time
sim_elapsed_time
sim_inst_rate
sim_total_insn
sim_total_refs
sim_total_loads
sim_total_stores
                                                                           1 # total simulation time in seconds
7789.0000 # simulation speed (in insts/sec)
                                                                          7/89.0000 # simulation speed (in instySec)
8673 # total number of instructions executed
4381 # total number of loads and stores executed
792 # total number of loads executed
3589.0000 # total number of stores executed
1207 # total number of branches executed
  sim total branches
  sim cycle
                                                                                       14146 #
                                                                                                              total simulation time in cycles
 sim_IPC
sim_CPI
                                                                                    0.5506 # instructions per cycle
                                                                                    1.8162 # cycles per instruction
  sim exec BW
                                                                                    0.6131 # total instructions (mis-spec + committed) per cycle
                                                                                    7.3481 # instruction per branch
12588 # cumulative IFQ occupancy
2848 # cumulative IFQ full count
  sim_IPB
 IFQ_count
IFQ_fcount
                                                                                   2848 # cumulative IFQ full count
0.8899 # avg IFQ occupancy (insn's)
0.6131 # avg IFQ dispatch rate (insn/cycle)
1.4514 # avg IFQ occupant latency (cycle's)
0.2013 # fraction of time (cycle's) IFQ was full
39425 # cumulative RUU occupancy
185 # cumulative RUU full count
2.7870 # avg RUU occupancy (insn's)
0.6131 # avg RUU dispatch rate (insn/cycle)
4.5457 # avg RUU occupant latency (cycle's)
0.0131 # fraction of time (cycle's) RUU was full
21039 # cumulative LSQ occupancy
 ifq occupancy
 ifq_rate
ifq_latency
ifq_full
RUU_count
 RUU fcount
  ruu occupancy
 ruu_rate
ruu_latency
 ruu_full
LSQ_count
                                                                                   1629 # cumulative LSQ occupancy

1629 # cumulative LSQ full count

1.4873 # avg LSQ occupancy (insn's)

0.6131 # avg LSQ dispatch rate (insn/cycle)

2.4258 # avg LSQ occupant latency (cycle's)

0.1152 # fraction of time (cycle's) LSQ was full

69299 # total number of slip cycles

8.8970 # the average slip between issue and retirement
  LSQ_fcount
  lsq occupancy
 lsq_rate
lsq_latency
 lsq_full
sim_slip
 avg_sim_slip
bpred_bimod.lookups
                                                                                         1248 # total number of bpred lookups
1060 # total number of updates
758 # total number of address-predicted hits
897 # total number of direction-predicted hits (includes addr-hits)
  bpred_bimod.updates
  bpred bimod.addr hits
  bpred bimod.dir hits
                                                                                  897 # total number of direction-predicted hits (includes addr-hits)
163 # total number of misses
64 # total number of address-predicted hits for JR's
73 # total number of JR's seen
PP 0 # total number of address-predicted hits for non-RAS JR's
PP 1 # total number of non-RAS JR's seen
0.7151 # branch address-prediction rate (i.e., addr-hits/updates)
0.8462 # branch direction-prediction rate (i.e., all-hits/updates)
0.8767 # JR address-prediction rate (i.e., JR addr-hits/JRs seen)
rate.PP 0.0000 # non-RAS JR addr-pred rate (ie, non-RAS JR hits/JRs seen)
94 # total number of address pushed onto ret-addr stack
  bpred_bimod.misses
bpred_bimod.misses 163 #
bpred_bimod.jr hits 64 #
bpred_bimod.jr_seen 73 #
bpred_bimod.jr_non_ras_hits.PP
bpred_bimod.jr_non_ras_seen.PP
bpred_bimod.bpred_addr_rate 0.7151
bpred_bimod.bpred_dir_rate 0.8462 is
bpred_bimod.bpred_jr_rate 0.8767 #
bpred_bimod.bpred_jr_non_ras_rate.PP
bpred_bimod.retstack_pushes
bpred_bimod.retstack_pops 7
bpred_bimod.used_ras.PP 72 is
bpred_bimod.used_ras.PP 64 is
                                                                                                  77 # total number of address popped off of ret-addr stack
72 # total number of RAS predictions used
64 # total number of RAS hits
 bpred bimod.ras hits.PP
                                                                             64 # total number of RAS hits
0.8889 # RAS prediction rate (i.e., RAS hits/used RAS)
9167 # total number of accesses
8643 # total number of hits
524 # total number of misses
199 # total number of replacements
0 # total number of writebacks
0 # total number of invalidations
0.0572 # miss rate (i.e., misses/ref)
  bpred_bimod.ras_rate.PP
  ill.accesses
  il1.hits
  ill.misses
  il1.replacements
  ill.writebacks
  il1.invalidations
  il1.miss rate
```

```
0.0217 # replacement rate (i.e., repls/ref)
0.0000 # writeback rate (i.e., wrbks/ref)
0.0000 # invalidation rate (i.e., invs/ref)
4185 # total number of accesses
3752 # total number of hits
433 # total number of misses
8 # total number of replacements
7 # total number of writebacks
0 # total number of invalidations
0.1035 # miss rate (i.e., misses/ref)
0.0017 # writeback rate (i.e., repls/ref)
0.0017 # writeback rate (i.e., wrbks/ref)
0.0000 # invalidation rate (i.e., invs/ref)
964 # total number of accesses
464 # total number of hits
500 # total number of misses
0 # total number of replacements
0 # total number of writebacks
0 # total number of invalidations
0.5187 # miss rate (i.e., misses/ref)
ill.repl_rate
ill.wb_rate
ill.inv_rate
dll.accesses
 dl1.hits
 dl1.misses
 dl1.replacements
 dl1.writebacks
 dl1.invalidations
 dl1.miss_rate
 dl1.repl_rate
 dl1.wb_rate
dl1.inv_rate
 ul2.accesses
ul2.hits
 ul2.misses
 ul2.replacements
 ul2.writebacks
ul2.invalidat<u>i</u>ons
                                                                               0 # total number of invaluations
0.5187 # miss rate (i.e., misses/ref)
0.0000 # replacement rate (i.e., repls/ref)
0.0000 # writeback rate (i.e., wrbks/ref)
0.0000 # invalidation rate (i.e., invs/ref)
 ul2.miss_rate
ul2.repl rate
 ul2.wb_rate
ul2.inv rate
                                                                                      9167 # total number of accesses
9155 # total number of hits
 itlb.accesses
itlb.hits
                                                                                           12 # total number of misses
0 # total number of replacements
 itlb.misses
 itlb.replacements
                                                                                              0 # total number of writebacks
0 # total number of invalidations
 itlb.writebacks
 itlb.invalidations
                                                                                 0.0013 # miss rate (i.e., misses/ref)
0.0000 # replacement rate (i.e., repls/ref)
 itlb.miss rate
 itlb.repl_rate
itlb.wb_rate
                                                                   0.0000 # writeback rate (i.e., wrbks/ref)

0.0000 # invalidation rate (i.e., invs/ref)

4191 # total number of accesses

4183 # total number of hits

8 # total number of misses

0 # total number of writebacks

0 # total number of invalidations

0.0019 # miss rate (i.e., misses/ref)

0.0000 # replacement rate (i.e., repls/ref)

0.0000 # writeback rate (i.e., wrbks/ref)

0.0000 # invalidation rate (i.e., wrbks/ref)

0.0000 # invalidation rate (i.e., invs/ref)

0 # total non-speculative bogus addresses seen (debug var)

0x00400000 # program text (code) segment base

71968 # program initialized data segment base

8352 # program initialized data segment base

8352 # program initial stack size

0x00400140 # program entry point (initial PC)
                                                                                 0.0000 # writeback rate (i.e., wrbks/ref)
 itlb.inv_rate
 dtlb.accesses
dtlb.hits
 dtlb.misses
 dtlb.replacements
 dtlb.writebacks
 dtlb.invalidations
 dtlb.miss_rate
 dtlb.repl\_rate
 dtlb.wb_rate
dtlb.inv_rate
sim_invalid_addrs
 ld_text_base
ld_text_size
 ld_data_base
ld_data_size
 ld_stack_base
ld_stack_size
                                                                     0x00400140 # program entry point (initial PC)
0x7fff8000 # program environment base address address
 ld prog entry
 ld environ base
 ld target big endian
                                                                                            0 # target executable endian-ness, non-zero if big endian
                                                                               26 # total number of pages allocated
104k # total size of memory pages allocated
26 # total first level page table misses
518738 # total page table accesses
0.0001 # first level page table miss rate
  mem.page count
 mem.page_mem
mem.ptab_misses
  mem.ptab_accesses
 mem.ptab_miss_rate
 student@student-laptop:~/simplescalar/simplesim-3.0$
```

3) Running test-pisa programs

	sim_num_insn	sim_cycle	sim_IPC	sim_CPI
test-fmath	52387	98854	0.5299	1.8870
test-llong	27807	54623	0.5091	1.9644
test-Iswlr	8734	17867	0.4888	2.0457
test-math	213487	386448	0.5524	1.8102
test-printf	1729323	3167231	0.5460	1.8315

4) Performance comparison

Conf	FP	Fetch	Fetch	Lsq	Ruu	Issue	Commit	In	test-	test-	test-	test-	test-
	resources	speed	ifqsize	size	size	width	width	order	fmath	llong	lswlr	math	printf
1	1	1	1	2	2	1	1	Υ	1.8870	1.9644	2.0457	1.8102	1.8315
2	1	1	1	2	4	1	1	Ν	1.5298	1.6085	1.8074	1.4353	1.4485
3	4	1	1	2	4	1	1	N	1.5298	1.6085	1.8074	1.4353	1.4485
4	4	1	1	2	8	1	1	Ν	1.5169	1.5938	1.8063	1.4227	1.4373
5	1	4	4	4	8	4	4	N	1.1437	1.1923	1.1895	1.0990	1.1231
6	4	4	4	4	16	4	4	N	1.1244	1.1787	1.1861	1.0739	1.1140
7	4	8	8	8	64	4	4	N	1.0851	1.0568	1.1595	1.0551	1.0291

From 1 to 2, only ruu-size is changed: the result is a speedup of all tests because probably the register update unit was the bottleneck.

From 2 to 3 there is no improvement adding more FP resources. These units (fpalu and fpmult) in this configuration are not overloaded.

The biggest improvement is from 4 to 5, where the fetch-speed, fetch-ifqsize, lsq-size, issue-width, commitwidth are enhanced.