Computer Architectures 2nd part labs – lab 1 WinMIPS64 introduction

Considering the MIPS64 architecture presented in the following:

- Integer ALU: 1 clock cycle
- Data memory: 1 clock cycle
- FP multiplier unit: pipelined 8 stagesFP arithmetic unit: pipelined 4 stages
- FP divider unit: not pipelined unit, 12 clock cycles
- branch delay slot: 1 clock cycle
- forwarding is enabled.
- 1) Write an assembly program (**program_1.s**), using a text editor, for the *MIPS64* architecture able to find the maximum among 10 64-bit integer values saved in memory. The obtained value must be saved in memory using a variable called *result*.
- a) Use a loop-based program for searching the maximum value.
- 2) Identifying main components of the simulator:
 - a. Assembly and debug your program:
 - Using the command line:
 - ...\winMIPS64\asm program.s
 - b. Launch the WinMIPS simulator
 - Launch the graphic interface
 - ...\winMIPS64\winmips64.exe
 - c. Load your program

CTRL-O (File Open)

- d. Disable all features present in the Configure menu
 - 1. Disable Forwarding
 - 2. Disable branch target buffer (winmips64 v1.5)
 - 3. Disable Delay Slot
- e. Run your program step by step (F7), identifying the whole processor behavior in the six simulator windows:

Pipeline, Code, Data, Register, Cycles and Statistics

f. Enable one by one the features included in the *Configuration* (see 2.d) menu analyzing the processor behavior, and highlighting differences in the final statistics.

3) Write an assembly program (**program_2.s**) for the *winMIPS64* architecture described before able to implement the following piece of code described at high-level:

```
for (i = 1; i <= 100; i++){
	v5[i] = v1[i]*v2[i];
	v6[i] = v2[i]/v3[i];
	v7[i] = v1[i]+v4[i];
}
```

- a. Assume that the vectors v1[], v2[], v3[], and v4[] are allocated previously in memory and contains 100 double precision floating point values; assume also that v3[] does not contain 0 values. Additionally, the vectors v5[], v6[], and v7[] are free vectors also allocated in memory.
- 4) Calculate by hand, how many clock cycles take the program to execute?
- 5) Compute the same calculation using the *winMIPS64* simulator.
- 6) Compare the results obtained in the points 4 and 5, and provide some explanation if the results are different.
- 7) Considering the *branch delay slot* enabled, use the static *scheduling* technique to re-schedule the code developed in point 1 (**program_2.s**) in order to eliminate the most data hazards. Using the new program **program_3.s**, show the timing results and compare them with the previous results.
- 8) Starting from the previous program (**program_3.s**) and exploiting the optimization techniques called *loop-unrolling*, and if necessary *register renaming*, rewrite once again the initial program. Show the timing results of the new program (**program_4.s**) and compare the statistics values provided by the simulator for the developed programs.
- 9) Using the WinMIPS64 simulator, validate experimentally the Amdahl's law, defined as follows:

defined as follows:
$$speedup_{overall} = \frac{execution time_{old}}{execution time_{new}} = \frac{1}{(1 - fraction_{enhanced}) + \frac{fraction_{enhanced}}{speedup_{enhanced}}}$$

- i) Write an assembly program
- ii) Select one of the processor architectural parameters related with multicycle instructions (Menu→Configure→Architecture)



iii) Modify the parameter in the available range and compute the speedup on every case, then compare the obtained results against the ones calculated using the Amdahl's in every case.

Appendix: winMIPS64 Instruction Set

WinMIPS64	beq - branch if pair of registers are equal
The following assembler directives are supported	bne - branch if pair of registers are not equal
.data - start of data segment	beqz - branch if register is equal to zero
.text - start of code segment	bnez - branch if register is requal to zero
.code - start of code segment (same as .text)	onez - oranen ir register is not equal to zero
.org <n> - start address</n>	j - jump to address
.space <n> - leave n empty bytes</n>	jr - jump to address in register
.asciiz <s> - enters zero terminated ascii string</s>	jal - jump and link to address (call subroutine)
.ascii <s> - enter ascii string</s>	jalr - jump and link to address in register (call subroutine)
align <n> - align to n-byte boundary</n>	juii - juiip and mik to address in register (can subroutine)
.word <n1>,<n2> enters word(s) of data (64-bits)</n2></n1>	dsll - shift left logical
.byte $\langle n1 \rangle$, $\langle n2 \rangle$ enter bytes	dsrl - shift right logical
.word32 <n1>,<n2> enter bytes .word32 <n1>,<n2> enters 32 bit number(s)</n2></n1></n2></n1>	dsra - shift right arithmetic
.word16 <n1>,<n2> enters 32 bit number(s)</n2></n1>	dsllv - shift left logical by variable amount
.double <n1>,<n2> enters floating-point number(s)</n2></n1>	dsrlv - shift right logical by variable amount
.dodole <117,<1127 enters moating-point number(s)	dsrav - shift right arithmetic by variable amount
where <n> denotes a number like 24, <s> denotes a strin</s></n>	
like "fred", and	movn - move if register rot equal to zero
<n1>,<n2> denotes numbers seperated by commas.</n2></n1>	nop - no operation
117, 122 denotes numbers seperated by commas.	and - logical and
The following instructions are supported	or - logical or
lb - load byte	xor - logical xor
lbu - load byte unsigned	slt - set if less than
sb - store byte	sltu - set if less than unsigned
lh - load 16-bit half-word	dadd - add integers
lhu - load 16-bit half word unsigned	daddu - add integers unsigned
sh - store 16-bit half-word	dsub - subtract integers
lw - load 32-bit word	dsubu - subtract integers unsigned
lwu - load 32-bit word unsigned	dsubu - subtract integers unsigned
sw - store 32-bit word	add.d - add floating-point
ld - load 64-bit double-word	sub.d - subtract floating-point
sd - store 64-bit double-word	mul.d - multiply floating-point
l.d - load 64-bit floating-point	div.d - divide floating-point
s.d - store 64-bit floating-point	mov.d - move floating-point
	cvt.d.l - convert 64-bit integer to a double FP format
halt - stops the program	cvt.l.d - convert double FP to a 64-bit integer format
daddi - add immediate	c.lt.d - set FP flag if less than
daddui - add immediate unsigned	c.le.d - set FP flag if less than or equal to
andi - logical and immediate	c.eq.d - set FP flag if equal to
ori - logical or immediate	bc1f - branch to address if FP flag is FALSE
xori - exclusive or immediate	bc1t - branch to address if FP flag is TRUE
lui - load upper half of register immediate	mtc1 - move data from integer register to FP register
slti - set if less than or equal immediate	mfc1 - move data from FP register to integer register
sltiu - set if less than or equal immediate unsigned	mer move data from 11 register to integer register
sitiu - set ii less than of equal infinediate unsigned	